

Observed Dyness Powerbrick Pro 14.3 kWh BMS and Charge-Control Behaviour

Experimental characterization of passive balancing, indirect channel-current estimation, full-charge detection, CCL control and charge-MOSFET protection/reset

Battery software version 2.50-71.10.11

Experimental report - 9 August 2026

Reserved DOI: 10.5281/zenodo.21860970

Heiko Gerdes

hgerdes@tehnosys.ro

Scope. This report documents experimentally observed BMS behaviour. It is not an official Dyness specification and does not replace manufacturer limits or warranty conditions.

Abstract

This report documents observed Dyness BMS behaviour for firmware 2.50-71.10.11 in a Dyness PowerBrick Pro 14.3 kWh battery. The BMS uses a global current-qualified balancing gate and individual cell-voltage selection for passive balancing. At 3.5 V, the highest-cell condition produces SOC 100%, CCL 0 A and Charge Enabled false while the physical charge path remains closed; at 3.6 V, the physical charge MOSFET opens. After that cutoff, the observed physical reset has two routes: the highest cell falls below approximately 3.45 V, or the effective-discharge bit becomes set. In the tested system, that bit is set at approximately 1-1.5 A discharge current. These are measured observations and engineering interpretations, not a Dyness firmware specification. The report separates BMS communication state, balancing logic and physical protection behaviour.

Summary of observed behaviour

Function / parameter	Observed criterion	Observed result
Battery software version	2.50-71.10.11	Version under test
Balancer global enable	$I_{bat} \geq 1.5 \text{ A}$ for 30 s	Passive balancing enabled; selected channels approx. 60 mA each
Balancer global disable	$I_{bat} \leq 1.4 \text{ A}$ for 30 s	Passive balancing disabled
Individual resistor ON	$V_{cell} - V_{min} \geq 30 \text{ mV}$	Resistor for that cell enabled
Full detection	$V_{max} \geq 3.5 \text{ V}$	Full status; SOC = 100%; CCL = 0 A; Charge Enabled = false
Normal charge permission restored	SOC 100% $\rightarrow$ 99%	CCL = 56 A; Charge Enabled = true
Charge MOSFET OFF	$V_{max} \geq 3.6 \text{ V}$	Physical charging path interrupted
Charge MOSFET reset after OVP	$V_{max} < 3.45 \text{ V}$ or effective-discharge bit set	Physical charging path restored; bit set at approx. 1-1.5 A discharge; approx. 150 mV voltage hysteresis
Balancing at 100% SOC	Actual $I_{bat} \geq 1.5 \text{ A}$ and cell delta criterion met	Balancing continues despite CCL = 0 A; approx. 60 mA per selected cell
Explicit balancing flag	None identified	No change in decoded status bytes during ON/OFF transitions
Full/high-cell flag	status3: 0x80 $\rightarrow$ 0x88	Bit 0x08 set

Key thresholds: 1.5 A / 1.4 A global current gate, approximately 60 mA per selected balancing cell or active channel, 30 mV individual-cell delta, 3.5 V full-detection threshold, 3.6 V hardware cutoff threshold, approximately 3.45 V voltage reset threshold and an effective-discharge bit reset route observed at approximately 1-1.5 A discharge current.

1. Disclaimer and interpretation conventions

The values and algorithms described in this report were derived from experimental observation during controlled charge and discharge tests. They are not taken from Dyness firmware documentation or an official manufacturer specification.

The report uses a three-layer interpretation: (1) balancing eligibility and resistor selection, (2) communicated SOC/CCL/Charge Enabled state, and (3) physical charge-MOSFET protection. The physical reset after the 3.6 V cutoff has two observed routes: V_{max} below approximately 3.45 V, giving approximately 150 mV voltage hysteresis, or the effective-discharge bit becoming set. In the tested system the bit is set at approximately 1-1.5 A discharge current. The bit condition and current are observed behaviour, not a manufacturer specification.

The values therefore describe the behaviour of the tested BMS and software version 2.50-71.10.11. Other hardware or software revisions may implement different thresholds, timing, hysteresis or protection behaviour. Positive battery current denotes charging current.

Engineering hypothesis: balancer time qualification

The balancing-current experiments show a delayed and approximately symmetrical response when battery current crosses the balancing enable and disable thresholds. This delay is interpreted as an algorithmic qualification time rather than primarily as thermal sensor lag. The working hypothesis used for further testing is:

```
if Ibat >= 1.5 A continuously for 30 s:
    enable balancing

if Ibat <= 1.4 A continuously for 30 s:
    disable balancing
```

The 30-second timing criterion is an engineering hypothesis inferred from the observations and has not been verified from firmware documentation. It is therefore covered by this disclaimer.

2. Measurement basis and detection method

The analysis used time-series telemetry with approximately 6-second sampling. The CSV represents all 16 physical cells. Cells 1-15 are transmitted directly by the BMS. Cell 16 is reconstructed by the logger as $V_{16} = V_{\text{pack}} - \sum(V_1 \dots V_{15})$ and is stored in the CSV as battery_02_cell_16_v. Other relevant signals include battery current, SOC, CCL, Charge Enabled / Discharge Enabled states, five raw status bytes, ordinary battery temperature sensors and the BMS temperature sensor.

Passive-balancer operation is not explicitly exposed in the decoded status data. Its activity was therefore inferred from changes in internal BMS heat generation under otherwise nearly constant conditions. Stepwise increases in BMS temperature slope were correlated with individual cells crossing candidate voltage-difference thresholds. A separate current sweep around 1.4-1.5 A was used to identify the global balancing-current gate; the accompanying matched-state calculation estimates the resulting selected-channel current at approximately 60 mA per active cell.

Cell 16 is a valid reconstructed representation of the sixteenth physical cell and is included throughout the recorded dataset. Because it is obtained by subtraction from the pack voltage, its numerical trace inherits pack-voltage quantization and the accumulated quantization of cells 1-15. For identifying millivolt-scale resistor switching thresholds, the directly transmitted cells 1-15 are therefore used as the primary high-resolution reference. The inferred BMS algorithm itself applies to all 16 physical cells.


3. Functional architecture

The observed BMS behaviour is best understood as five distinct functions that share measurements but are not identical control paths:

- Global passive-balancer enable based on actual battery charging current.
- Individual balancing-resistor selection based on each cell relative to the minimum cell.
- Full-charge detection at the highest-cell threshold.
- Communication-level external charge control through CCL and Charge Enabled.
- Physical cell-overvoltage protection through the internal charge MOSFET.

All cell-based state variables in the inferred control model ($V_{\min}$, $V_{\max}$ and individual resistor selection) refer to the complete 16-cell series string. In the measurement data, cells 1-15 are direct telemetry values and cell 16 is reconstructed from pack voltage.

Dyness BMS Algorithm as Parallel UML State Machines
Software version 2.50-71.10.11



Observed control-layer sequence: the physical charge path resets after the 3.6 V cutoff when $V_{\max} < 3.45$ V or the effective-discharge bit is set. The bit is set at approximately 1-1.5 A discharge current.

```

Battery current -> global balancing gate
Cell delta to Vmin -> individual resistor selection

Vmax = 3.5 V -> Full -> SOC 100% -> CCL 0 A -> Charge Enabled false
charge MOSFET remains ON; balancing may continue

Vmax = 3.6 V -> charge MOSFET OFF -> charging physically interrupted
Vmax < 3.45 V OR effective discharge bit = SET
-> charge MOSFET ON -> physical charging path restored
voltage route: approximately 150 mV hysteresis
effective-discharge bit set at approximately 1-1.5 A discharge

```

4. Global passive-balancer current gate

The passive balancing system is globally enabled only when the battery receives sufficient charging current. Repeated transitions around the threshold produced reproducible changes in internal BMS heat generation. This 1.5 A / 1.4 A gate is the pack-level enable condition; it is distinct from the approximately 60 mA current estimated for each selected balancing channel.

```

Enable threshold: Ibat >= 1.5 A
Disable threshold: Ibat <= 1.4 A

```

At 1.5 A the BMS temperature rose; at 1.4 A and below it fell; returning to 1.5 A restored heating. The 0.1 A separation constitutes current hysteresis at the telemetry resolution.

4.1 Time-qualified state-machine hypothesis

```

if balancing_enabled == false:
    if Ibat >= 1.5 A continuously for 30 s:
        balancing_enabled = true

if balancing_enabled == true:
    if Ibat <= 1.4 A continuously for 30 s:
        balancing_enabled = false

```

This model explains the nearly symmetrical delay in both directions and avoids balancer chatter when current fluctuates around the threshold.

5. Individual balancing-resistor selection

Once balancing is globally enabled, individual resistors are selected according to each cell voltage relative to the lowest cell in the 16-cell battery. A selected cell is represented by an effective balancing channel drawing approximately 60 mA in the 3.5-3.6 V upper-cell region. Vmin in the inferred algorithm therefore denotes the true minimum of all 16 physical cells. The event-by-event threshold extraction gives greatest weight to cells 1-15 because those channels are transmitted directly, whereas cell 16 is reconstructed from pack voltage.

```

Vmin = minimum(cell voltages)

for each cell i:
    if Vcell[i] - Vmin >= 30 mV:
        balancing_resistor[i] = ON
    else:
        balancing_resistor[i] = OFF

```

At the detected resistor-activation events, newly selected cells consistently lay about 30 mV above the minimum. Their voltage above the cell average varied substantially, so a fixed threshold relative to average voltage does not reproduce the observed sequence. The minimum cell is the consistent reference.

5.1 Absolute voltage region

During the recorded activation sequence, the relevant cells were around 3.4 V or higher. The data demonstrate balancing under these conditions but do not independently establish a separate absolute balancer-enable voltage below this region. The directly established individual selection criterion is therefore the 30 mV delta relative to Vmin.




Figure 2. All 16 cell values are represented. Cells 1-15 are direct telemetry; cell 16 is reconstructed from pack voltage and shown separately. The 30 mV selection threshold is evaluated against the high-resolution directly transmitted channels to avoid reconstruction quantization bias.

6. Thermal evidence for passive balancing

No explicit passive-balancing flag was identified in the decoded telemetry. BMS temperature therefore provides the clearest indirect indication of balancing resistor power. Multiple resistor activations appear as stepwise increases in internal heat generation, whereas disabling the global balancing gate produces cooling under otherwise similar conditions. The matched-state calculation estimates approximately 0.20-0.22 W dissipated by each active channel at the upper-cell voltages, consistent with approximately 60 mA per selected cell.




Figure 3. BMS temperature with inferred balancing-resistor switch events during constant low-current charging.




Figure 1. Smoothed derivative of BMS temperature. Local increases in heating rate identify changes in internal dissipation.

The approximately delayed temperature response following the 1.4/1.5 A current transitions is interpreted in this report primarily as the 30-second algorithmic qualification described in Section 1, with any remaining sensor thermal response treated as secondary.

7. Status flags during balancing

The decoded status bytes did not change during current-induced balancing ON/OFF transitions. The observed values remained:

```
status1 = 0x00
status2 = 0x0E
status3 = 0x80
status4 = 0x00
status5 = 0x00
```

SOC, CCL, Charge Enabled and Discharge Enabled also remained unchanged during these balancing transitions. No directly transmitted passive-balancing ON/OFF indicator has therefore been identified in the currently decoded interface.

8. Full-charge detection at 3.5 V

The BMS declares the battery full when the highest individual cell reaches 3.5 V. The transition does not require a balanced pack; a single high cell can force the complete battery to 100% SOC while other cells remain substantially lower.

```
Vmax reaches 3.5 V
-> Full/high-cell status set
-> SOC = 100%
-> CCL = 0 A
-> Charge Enabled = false
```

In the recorded transition, status3 changed from 0x80 to 0x88. The added bit 0x08 appeared before the subsequent telemetry cycle reported SOC = 100%, CCL = 0 A and Charge Enabled = false. This bit is associated with the observed full/high-cell state and is not a passive-balancing flag.

9. SOC, CCL and communication-level charge permission

The normal observed CCL is 56 A. At 100% SOC the BMS requests zero external charging current. When SOC falls from 100% to 99%, the normal charge request is restored.

```
if SOC == 100%:
    CCL = 0 A
    Charge Enabled = false

if SOC <= 99%:
    CCL = 56 A
    Charge Enabled = true
```

The recovery of communication-level charge permission is therefore controlled by SOC. It is not identical to charge-MOSFET recovery.

10. Charge permission versus physical charge MOSFET

CCL = 0 A and Charge Enabled = false do not open the internal charge MOSFET. The battery remains electrically connected, and current can still flow if the external charger ignores the BMS request. The charge MOSFET is reserved for physical cell-overvoltage protection.

10.1 Charge-MOSFET overvoltage cutoff and two physical reset routes

```
if Charge_MOSFET == ON:
    if Vmax >= 3.6 V:
        Charge_MOSFET = OFF
        charging current = physically interrupted

if Charge_MOSFET == OFF:
    if Vmax < 3.45 V or effective_discharge_bit == SET:
        Charge_MOSFET = ON
        overvoltage protection state = reset
        physical charging path = restored

# In the tested system the effective-discharge bit is set at
# approximately 1-1.5 A discharge current.
```

The physical protection path switches off at the observed 3.6 V maximum-cell cutoff. It can reset through two observed routes: the maximum cell falls below approximately 3.45 V, or the effective-discharge bit becomes set. The voltage route gives approximately 150 mV hysteresis. In the tested system the bit is set at approximately 1-1.5 A discharge current; this current and bit relationship are observed behaviour, not a manufacturer specification.

10.2 Re-enabling the MOSFET does not restore CCL

Either reset route restores the physical charging path, but neither route should be conflated with CCL or Charge Enabled recovery. Those communication-layer values can remain at CCL 0 A / Charge Enabled false until the separate SOC transition from 100% to 99% is observed.

11. Balancing in the 3.5-3.6 V region

Passive balancing continues after full detection. The BMS can therefore simultaneously report SOC = 100%, CCL = 0 A and Charge Enabled = false while the charge MOSFET remains on and balancing resistors remain active at approximately 60 mA per selected cell.

```
3.5 V <= Vmax < 3.6 V

SOC = 100%
CCL = 0 A
Charge Enabled = false
Charge MOSFET = ON
Passive balancing can remain active
```

If actual battery current remains at or above the balancing-current threshold, passive balancing can continue according to the 30 mV cell-selection criterion. Each selected channel is estimated to draw approximately 60 mA in this region. This operating region is technically accessible because the physical charging path is still closed, but it is outside the BMS-authorized external charging condition.

The continued operation of the internal balancer does not constitute permission for an external charger to ignore CCL = 0 A. Deliberate charging in this region can conflict with the BMS command and may have manufacturer warranty implications. The 3.6 V threshold is a hardware protection threshold, not a normal charge target.

12. Observed operating states

State	Entry criterion	Result
Balancer disabled	I _{bat} <= 1.4 A for 30 s	Balancing OFF

State	Entry criterion	Result
Balancer qualification	$I_{bat} \geq 1.5 \text{ A}$ for 30 s	Global balancing enabled
Normal charge with balancing	$SOC \leq 99\%$; $V_{max} < 3.5 \text{ V}$; $I_{bat} \geq 1.5 \text{ A}$	CCL 56 A; Charge Enabled true; MOSFET ON; ~60 mA/cell
Full state	V_{max} reaches 3.5 V	SOC 100%; CCL 0 A; Charge Enabled false; MOSFET ON; balancing can continue at approx. 60 mA per selected cell
Charge-prohibited but physically connected	$3.5 \text{ V} \leq V_{max} < 3.6 \text{ V}$	CCL 0 A; MOSFET ON; balancing can continue at approx. 60 mA per selected cell; external current can physically flow
Hardware overvoltage cutoff	$V_{max} \geq 3.6 \text{ V}$	Charge MOSFET OFF; charging physically interrupted
Hardware reset	$V_{max} < 3.45 \text{ V}$ or effective-discharge bit set	Physical charging path restored; bit set at approx. 1-1.5 A discharge; approx. 150 mV voltage hysteresis
Normal charge permission restored	SOC 100% $\rightarrow$ 99%	CCL 56 A; Charge Enabled true

13. Consolidated observed control model

```

# Communication-layer full detection
if  $V_{max} \geq 3.5 \text{ V}$ :
    SOC = 100%
    CCL = 0 A
    Charge_Enabled = false
    # Physical charge MOSFET remains ON at this layer

# Physical overvoltage cutoff
if  $V_{max} \geq 3.6 \text{ V}$ :
    Charge_MOSFET = OFF

# Physical charge-MOSFET reset routes
if Charge_MOSFET == OFF and ( $V_{max} < 3.45 \text{ V}$  or effective_discharge_bit == SET):
    Charge_MOSFET = ON
    physical_charging_path = restored
    # The bit is observed set at approximately 1-1.5 A discharge

# Communication-layer restoration remains separate
if SOC transitions 100%  $\rightarrow$  99%:
    CCL = 56 A
    Charge_Enabled = true

```

14. Engineering interpretation

The measurements support a layered BMS architecture. Passive balancing is an internal energy-dissipation function controlled by actual current and cell imbalance; the associated matched-state calculation estimates approximately 60 mA per active channel, with approximately 0.20-0.22 W dissipation per channel. Normal charging is controlled externally through CCL. Physical disconnection is reserved for a higher cell-overvoltage threshold. The channel-current estimate is indirect and should not be read as a manufacturer specification.

Physical charge-MOSFET reset after overvoltage cutoff: either V_{max} falls below approximately 3.45 V, giving approximately 150 mV voltage hysteresis from the 3.6 V cutoff, or the observed effective-discharge bit becomes set. In the tested system the bit is set at approximately 1-1.5 A discharge current. The latter is a bit-triggered reset consequence, not a second voltage threshold.

The physical charging path is restored through either observed reset route: V_{max} below approximately 3.45 V or the effective-discharge bit becoming set. This physical reset remains distinct from the later communication-layer CCL restoration at SOC 100% -> 99%.

For normal operation, $CCL = 0$ A must be respected as the BMS charge-stop command. The 3.6 V charge-MOSFET threshold is a protection limit and must not be used as a normal charging target.

15. Limits of the present observations

- The 30-second balancer qualification time is an engineering hypothesis inferred from the observed delay and should be verified with deliberately timed current pulses. The approximately 60 mA per-channel value is an indirect matched-state estimate with a conservative 50-70 mA interpretation range; no direct resistor-current probe or calorimetric calibration was performed.
- The data demonstrate balancer operation around 3.4 V and above but do not independently establish a lower absolute cell-voltage gate for balancing.
- No explicit passive-balancing flag has been identified in the decoded status bytes; thermal behaviour remains an indirect indicator.
- The effective-discharge bit route is an observed system behaviour inferred from correlated telemetry and physical charge-path recovery. The approximately 1-1.5 A current at which the bit becomes set is not presented as a manufacturer specification, exact firmware register definition or universal threshold. The voltage reset route remains an independent observed condition at V_{max} below approximately 3.45 V.
- The CSV contains all 16 cell values. Cells 1-15 are directly transmitted; cell 16 is reconstructed as $V_{pack} - \sum(V1...V15)$. Reconstruction introduces additional quantization, so cells 1-15 are preferred for millivolt-scale transition fitting while cell 16 remains part of the complete 16-cell pack model. The calculation source for the current estimate is dyness-balancer-2026-08-09T11-28-32(3).csv, containing 3,207 rows and 62 columns, SHA-256
a51d6d791e034922fdf1751ba24e98f9c1ad3997f61f968700f7107bc1acada6.

Current-estimation evidence. The accompanying Dyness Passive Balancing Current Estimation Technical Note documents the matched-cell differential method used to estimate the effective bleed resistance and selected-channel current. The four anchor samples used in that note are reproduced in the supplied calculation CSV. The note is preserved unchanged as an accompanying evidence document; its SHA-256 is f1e9327e8f3ad1a5a14037d4d42810438050990ef6c77736a4b3d4a9f2005c7e.

16. Observed practical imbalance (quoted reference)

The supplied dyness_balancing_cycle_projection_report_with_bleeder_hours.pdf is included unchanged as the author's quoted companion measurement report. It is a separate projection under its documented assumptions, and the main report quotes its headline result without duplicating the full derivation.

"Best working estimate: about 20-21 comparable balancing cycles, corresponding to about 21-22 cumulative effective cell-7 bleeder hours."

Reference PDF SHA-256: 8eac7d25ae654babeb66347a2a87693a94329f15c5d25b0514f665b4ca99fcc8. The quoted projection describes approximately 1.5 Ah worst-case imbalance at the BMS 100% reset and an approximately 30 mV convergence target; those projected values are measurements and projections from the author-supplied companion report; its full derivation remains in that quoted reference.

17. Final threshold reference

Function / parameter	Observed criterion	Observed result
Battery software version	2.50-71.10.11	Version under test
Balancer global enable	$I_{bat} \geq 1.5$ A for 30 s	Passive balancing enabled; selected channels approx. 60 mA each
Balancer global disable	$I_{bat} \leq 1.4$ A for 30 s	Passive balancing disabled
Individual resistor ON	$V_{cell} - V_{min} \geq 30$ mV	Resistor for that cell enabled
Full detection	$V_{max} \geq 3.5$ V	Full status; SOC = 100%; CCL = 0 A; Charge Enabled = false

Function / parameter	Observed criterion	Observed result
Normal charge permission restored	SOC 100% -> 99%	CCL = 56 A; Charge Enabled = true
Charge MOSFET OFF	Vmax >= 3.6 V	Physical charging path interrupted
Charge MOSFET reset after OVP	Vmax < 3.45 V or effective-discharge bit set	Physical charging path restored; bit set at approx. 1-1.5 A discharge; approx. 150 mV voltage hysteresis
Balancing at 100% SOC	Actual Ibat >= 1.5 A and cell delta criterion met	Balancing continues despite CCL = 0 A; approx. 60 mA per selected cell
Explicit balancing flag	None identified	No change in decoded status bytes during ON/OFF transitions
Full/high-cell flag	status3: 0x80 -> 0x88	Bit 0x08 set

Operational rule: The external charger should always obey CCL. The 3.6 V charge-MOSFET cutoff is an emergency protection threshold, not a permissible charging target.