

S3C6410

system clock control


1. ARM PLL → ARM CLK

2. main PLL

HCLK → PCLK

3. extra PLL

↓
外设



- 1. ARM CLK → CPU 667M
- 2. HCLK → AXI bus 133M
AHB bus
- 3. PCLK → APB bus 66M
- 4. extra PLL clock → 外设
UART
I²C

$FIN \rightarrow PLL \rightarrow FOUT$

