# SystemVerilog Cheat Sheet

Avinash Uttamchandani avinash@nonholonomy.com

## 1 A Hardware Description Language

Verilog is a hardware description language (HDL). The important thing to remember with Verilog is that every line you write creates actual gates and does not execute sequentially. It is always best practice to know what digital circuit you want to create *before* you start coding.

SystemVerilog is a "newer<sup>1</sup>" version of Verilog that supports advanced features and far simpler ways of denoting combinational and sequential logic, the rest of this document assumes you are using SystemVerilog (which is supported by any modern closed or open source tool).

## 2 Types in SystemVerilog

There are two main "types" in Verilog that map to real hardware: wireand logic. There are also many types from C-like languages that are great for testbenches, but these are the main ones useful for synthesizable hardware.

Use the wiretype for connections between gates, or inputs to modules. Use the logictype for anything that may be driven by a logic gate (combinational or sequential).

Not that all "nets" aka "signals" carried by wireand logicelements can be in one of four states:

- 1 Logic high, or VDD.
- 0 Logic low, or GND.
- z High Impedance. Used to implement tristates, etc.
- x an unknown value.
  - In combinational logic this typically means something is unconnected. Check your wiring!
  - In sequential logic this can also be an uninitialized value. Check your reset logic!

#### 2.1 Older Verilog

Note that in older Verilog you had to use wirefor assign statements. This guide will forgo that in favor of the newer always\_combstatement with logictypes.

There is also the **reg** type that you might see, it's been pretty supplanted by the newer **logic**type but you can read it in the same way.

<sup>&</sup>lt;sup>1</sup>I mean, as of 2012, but who's counting.

### 3 Buses

Most quantities that you'll want to work with when designing blocks are going to need more than one bit to be represented. In verilog, you can do this with buses. To create a bus, enter the bus type (wire, logic), the bus size ([most significant bit: least significant bit]), and finally the name (or names if you have multiple wires of the same size). For module ports you must prefix the definition with the signal's direction (input, output, or inout). Some examples:

WARNING: The width must go before the name! If you put it after you create a memory instead of a bus (with very different hardware implications).

You can access a single bit of the bus with standard C style array indexing. You can also grab *slices* of a bus by specifying a bit span with square brackets and colon. Finally you can concatenate wires into a bus with curly brackets:

### 4 Constants

Since every 'number' in verilog is actually a collection of bits, it is really important to always\_combconstants correctly so that you don't try to fit a number into less bits than it takes to express it. Constants in Verilog are written in the form of radix'constant. Radix is the base (b for binary, d for decimal, h for hexadecimal), and the constant needs to be written in the appropriate base. Here are some examples:

#### 4.1 Enums and Defines

Sometimes you want to define a constant that can be used in multiple places. There are a few good ways to do that. A common, if slightly old school, way is with a "macro".

```
// Define a constant.
'define A_CONSTANT 8'b1010_0101

// Use it later.
always_comb some_logic = 'A_CONSTANT;
```

*NOTE:* Macros are just text substitution, that's why we don't put a semicolon at the end of them. In general they are a very "shoot yourself in the foot" type of tool, it's easy to do things that are hard to debug. But, they can do more than the subsequent safer methods, so they're still useful from time to time.

If you can, use the const keyword:

```
const logic [7:0] A_CONSTANT;
always_comb some_other_logic = A_CONSTANT;
```

Last, if you want to allocate a bunch of named constants to a bus (most common example being the states of an FSM), you can use the enum keyword. This is best used in combination with typedef to create a new aggregate type!

```
typedef enum logic [1:0] {IDLE, BUSY, DONE, ERROR} state_t;
state_t state; // is a logic [1:0].
always_ff @(posedge clk) begin
case(state)
   IDLE: state <= BUSY;
   BUSY: state <= DONE;
   DONE: state <= IDLE;
   default: state <= ERROR;
endcase</pre>
```

#### 5 Structural Gates

The following is a list of gates and their structural verilog equivalents.

Gate	Schematic	Structural Verilog
and	x—————————————————————————————————————	always_comb Z = X & Y;
or	x—————————————————————————————————————	$\mathbf{always\_comb} \ \mathbf{Z} = \mathbf{X} \mid \mathbf{Y};$
xor	X—————————————————————————————————————	$\mathbf{always\_comb}\ Z = X\ \hat{\ } Y;$
not	x—————————————————————————————————————	$\mathbf{always\_comb} \; \mathbf{Z} = \sim \mathbf{X};$
mux	X 0 Z S	$\mathbf{always\_comb} \; Z = S \; ? \; Y : X;$

Remember that these gates operate bitwise, so if X and Y are buses with N bits, None-bit gates will be created. So in the following example, outputs Y and Z are equivalent.


```
module four_one_bit_gates(A,B,Y,Z); //list all ports here
  //define all ports
  input wire [3:0] A, B;
  output logic [3:0] Y, Z;
  //shorthand method
  always\_comb Y = A \& B;
  //longhand (you never need to do this)
  always\_comb begin
    Z[0] = A[0] \& B[0];
    Z[1] = A[0] \& B[1];
    Z[2] = A[0] \& B[2];
    Z[3] = A[0] \& B[3];
```

#### end

#### endmodule

If instead you want to create one N-bit gate, you can use the bitwise operators as prefixes to a bus, like follows. Again, outputs Y and Z are equivalent:

Here's one last example summarizing how to create gates and hook them up in Verilog. The following circuit and Verilog module are identical.



```
always_comb C1andC0 = C[1] & C[0];
always_comb Cand = C3andC2 & C1andC0;

//xor gate
always_comb xor_out = AorB ^ Cand;

//mux
always_comb Z1 = D ? Cand : xor_out;

//and once you get the hang of it, you can do all of that in a single line:
always_comb Z2 = D? &C : (A|B)^(&C);
//just be careful about order of operations (use parentheses!)

endmodule //end the module - note that there is no semicolon here
```

## 6 Behavioural Combinational Logic

Once you get the hang of it, you can start using some behavioural statements (if, else, switch) in always\_combblocks. Here's an example that you can use to implement arbitrary truth tables!

```
// Make an XOR gate, the truth table way.
wire [1:0] xor_in;
logic xor_out;
always_comb begin : truth_table_for_xor;
 case (xor_in)
    2'b00 : out = 0;
    2'b01 : out = 1;
    2'b10 : out = 1;
    2'b11 : out = 0;
 endcase
end
// Make a 3:8 Decoder
wire [2:0] decoder_in;
logic [7:0] decoder_out;
always_comb begin : mux4
 case(switch)
    3'd0 : decoder_out = 8'b00000001;
    3'd1 : decoder_out = 8'b00000010;
    3'd2 : decoder_out = 8'b00000100;
    3'd3 : decoder_out = 8'b00001000;
    3'd4 : decoder_out = 8'b00010000;
    3'd5 : decoder_out = 8'b00100000;
    3'd6 : decoder_out = 8'b01000000;
    3'd7 : decoder_out = 8'b10000000;
  endcase
end
```


only use this when you are allowed to!

### 7 Modules

The basic building block in Verilog is the module - a bundle of hardware that you can instantiate multiple times. As an example, let's make a 2:1 mux module, then use it to build a 4:1 mux.

Note: a lot of examples put the port definitions inside the parenthesis on the module line instead of re-declaring them later. I recommend the following style because it makes it much easier to conditionally define things based on parameters and generate statements once you start doing more complicated modules.

endmodule //end the module - note that there is no semicolon here



#### 7.1 Parameters

Our goal with using an HDL is to be able to reuse modules in many different situations. The muxes developed above work well, but they are made to reroute 32 bit signals. What if we wanted to instead route 16 or 64 bits? Verilog has a construct called a parameter that allows you to replace any *constant* in a module. The following is an example of making a parameterized 2:1 mux, and then using it to build a parameterized 4:1 mux.

```
module mux2(X,Y,S,Z);
  //parameter definitions
  parameter N = 8; //a parameter is an instantiation—time constant.
     value is 8.
  //port definitions
  input wire [(N-1):0] X, Y; //the parameter can be used later on in the code
                               //and will automatically create buses of the
                                   right size
  input wire
                              //one N-bit output bus
  output logic [(N-1):0] Z;
  //this is the module body - where all of the module specific hardware gets
     implemented.
  always\_comb Z = S ? Y : X;
endmodule //end the module - note that there is no semicolon here
module mux_4to1(A,B,C,D,S,Z);
                                    //declare a new module named mux_4to1
  //parameter definitions
  parameter N = 8; //you can name your parameter anything, but caps makes it
     easy to see it is a constant
  //set type/size of ports
  input wire [(N-1):0] A, B, C, D;
                                    //four N-bit input buses
                                     //the switch input bus
  input wire [1:0] S;
  output wire [(N-1):0] Z;
                                     //one N-bit output bus
  //instantiate the module's hardware
  wire mux_0_out, mux_1_out;
  //we need to make sure that all of our smaller muxes have the same bus-width
  //the '#' directive is used to set the parameters of a module's instantiation
  //it comes before the name of the instance, and works like wiring ports does
  mux2 \#(.N(N)) MUX_0 (.X(A), .Y(B), .S(S[1]), .Z(mux_0_out));
  mux2 \#(.N(N)) MUX_1 (.X(C), .Y(B), .S(S[1]), .Z(mux_1_out));
  mux2 \#(.N(N)) MUX.2 (.X(mux_0_out), .Y(mux_1_out), .S(S[0]), .Z(Z));
  //now all of the mux2 instances have bus widths that are set by the mux_4to1'
     s parameter
```

endmodule //end the module - note that there is no semicolon here

## 8 Behavioural Verilog

Testing a hardware description using hardware descriptions is not an easy task. By using behavioural Verilog, we can start to use some more traditional software constructs and algorithsm to test our hardware in simulation. Be careful - you can only use the following behavioural verilog techniques inside of initial or always blocks. You will not receive credit for designs that use behavioural verilog!

## 8.1 Behavioural Datatypes

The basic datatype in combinational structural verilog is a wire. Wires do *not* hold state, so they are useless when it comes to writing procedural code. There is another datatype available that works just like a wire, except that it holds state. This is the logic. Inside of any behavioural (initial or always) block, you can use a logic bus just as you would use a variable in a more procedural language like C. In addition, you can declare a bus as signed (buses are unsigned by default). That means that when performing behavioural mathematical operations on the bus, or when printing the bus, it will be treated as a standard two's complement number.

### 8.2 More operators

Behavioural Verilog offers all of the standard integer operations in C. You can add +, subtract -, multiply \*, divide / or even bitshift numbers (>> or <<). Note that these are all *integer* operations - division will truncate and multiplication can easily overflow. Also, if you declare your regs as signed, the operators will treat them as such.

You can also use the relational operators from C(>, <, >=, and <=). These will always return one or zero, regardless of how large the bus in the always\_combstatement.

When it comes to equality operators, it is important to realize that there are actually 4 states to any bit in Verilog. It can be 0, 1, z, or x. Z represents that a wire is not connected to anything, and x represents a wire that is based on an unknown state. So if you see x's or z's in your waveforms, it is extremely likely that you misconnected a module. To deal with these extra states, Verilog has both the traditional equals and not equals operators (== and !=). These will never evaluate to true if either of their operands is in an unknown state. If you'd like the checks to include x and z, you need to use === and !==. Again, these operators only return zero or one.

Be very careful about order of operations! Use parentheses if you have any doubt.

### 8.3 Loops

Behavioural verilog allows for your standard for and while loops<sup>2</sup>. Just be sure to declare your loop index outside of the behavioural block (at the module level).

<sup>&</sup>lt;sup>2</sup>Since Verilog uses curly brackets for bus concatenation, they cannot be used to delimit code blocks. Instead, Verilog uses **begin** and **end**.

#### 8.4 Branching

You can use if, else, else if, and case in behavioural Verilog. The following is a simple example to show you how it works:

```
//if - else if - else branching
if(a == 0) begin
 a = a - 1;
end
else if (a === 1) begin
 a = a + 1;
end
else begin
 a = a + 2;
//case select structure
case (signal) //start switching based on signal
  8'd0 : begin
    //this code executes when signal is 0
  8'd1 : begin
    //this code executes when signal is 1
  end
  default : begin
    //any states of signal that are not declared end up here
    //always include a default case to avoid fallthrough!
  end
endcase
```

### 8.5 System Calls

Verilog allows for various system calls that can be very useful in writing a testbench.

The current simulation time can be accessed in the special \$time variable.

You can get random numbers with the \$random function. The first time you can call it you can set its seed to a particular value(a\_random\_logic = \$random(seed\_value);), or just call it without the paranthesis (another\_random\_logic = \$random;).

There are three ways to print a string in Verilog. The first, **\$display** is extremely similar to the printf command from C - it immediately prints its arguments. \$strobe is just like display, except that it waits to print until the end of the current simulation time unit. Finally, there is the **\$monitor** statement which, once called, will print whenever any of its arguments changes. Use it with caution as it can be extremely verbose.

You can end the simulation completely with the **\$finish** command. Using \$stop will suspend the simulation - you can run from a stopped point in discrete time increments using run 100ns at the isim console.

You can make a procedural block consume time by using the pound sign - #100 will wait for 100x the smallest unit of time. You can set the time unit with the 'timescale 1ns/1ps command - the first time there is the smallest unit of time you can work with, and the second is the simulation precision that will be used.

#### 8.6 Initial Blocks

An initial block is a special non-synthesizable Verilog block that executes all of the code inside it in sequence. This means that instead of creating hardware, it just runs through each line just as you would expect the code to work in a procedural language like C.

#### 8.7 Always Blocks

An always block is a pretty powerful tool - it executes once whenever any of its inputs changes. For example, if you are testing a block that has two inputs X and Y, you would start the always block like so: always @(X or Y). Whenever X or Y change at any point in the simulation, the code in this block will be executed. We mostly use these for checkers (see below).

## 8.8 Behavioural Example

Its easiest to just see all of these behavioural tools in action - here's a simple module that shows off most of these features of the language:

```
'timescale 1ns/1ps
module system_calls;
  reg [31:0] random_seed, random_number, a, b, c, i;
  reg unset; //a reg that we will never set
  initial begin
    //this line will print whenever c changes ($time is not monitored)
    $monitor("@%8t : c has changed to value %d", $time, c);
    random\_seed = 32'd3; //this seed will ensure that everytime the sim is run
                         // we will get the same "random" output
    random_number = $random(random_seed); //you need to set the seed on the
        first
                                           //random call
    a = 0;
    b = 0:
    c = 0;
    #10;
    $display("@%8t : display : b = %d", $time, b); //this will print now
    strobe("0\%8t : strobe : b = \%d", stime, b);
    b = 3:
    b = 5;
    b = -33; //this is the only value the strobe will print
    c = 1;
    #10;
    while (a < 10) begin
      for (i = 0; i < 10; i = i + 1) begin
        a = a + 2*i:
        $display("@%8t : a = %h in hex and i = %b in binary", $time, a, i);
        \#20;
      end
      c = c + 1;
    end
    $finish; //end the simulation
  end
```

#### Yields this output:

```
0
      0 : This is the first statement from a parallel initial block.
      0 : a or b changed and the always block noticed
0
      0 : c has changed to value
0
  10000 : display : b =
  10000 : a or b changed and the always block noticed
0
  10000 : strobe : b = 4294967263
  10000 : c has changed to value
                                 1
  15000 : This is the second statement from a parallel initial block.
  40000 : a or b changed and the always block noticed
  0
ര
  60000 : a or b changed and the always block noticed
  80000: a = 00000000c in hex and i = 000000000000000000000000000011 in binary
  80000 : a or b changed and the always block noticed
  100000 : a or b changed and the always block noticed
  120000: a = 0000001e in hex and i = 00000000000000000000000000101 in binary
 120000 : a or b changed and the always block noticed
 140000 : a = 0000002a in hex and i = 00000000000000000000000000110 in binary
 140000 : a or b changed and the always block noticed
 160000 : a = 00000038 in hex and i = 00000000000000000000000000111 in binary
 160000 : a or b changed and the always block noticed
 180000 : a or b changed and the always block noticed
 200000 : a = 0000005a in hex and i = 00000000000000000000000001001 in binary
 200000 : a or b changed and the always block noticed
@ 220000 : c has changed to value
                                 2
```

#### 9 Testbenches

A testbench has to do two things - suppply a set of inputs into the unit under test (UUT)<sup>3</sup> and ensure that the outputs match the specifications for the block. You can set the set of test inputs (also known as the test vectors) with an initial block. Always blocks are good for checking the output whenever the inputs change since they can execute in parallel and be used with different test vectors.

#### 9.1 Test Vectors

The simplest test vectors consist of just setting values and putting in delays like so:

```
reg a, b, c; //inputs
initial begin
  a = 0; b = 0; c = 0;
  #10; a = 0; b = 0; c = 1;
  #10; a = 0; b = 1; c = 0;
  #10; a = 0; b = 1; c = 1;
  #10; a = 1; b = 0; c = 0;
  $finish;
end
```

You can also load in longer test vectors with the \$readmemh and \$readmemb tasks (note this is also how we initialize memories). For example to test a UUT with an 8 bit input, you could first create a text file test\_vector.memb:

```
1010_0101
0000_0000
1111_0000
0000_1111
1111_1111
```

And then use it in a testbench like so:

<sup>&</sup>lt;sup>3</sup>Often referred to as Device Under Test or Design Under Test (DUT)

\$readmemh is the same, except you can write out your constants in hexadecimal.

You can also use loops, if statements, etc. to make setting up appropriate test vectors easier. Just be sure to delay when you want a value to actually be computed.

#### 9.2 Checkers

A checker should check the outputs of a UUT *after* the inputs have been changed to make sure that they are proper. By using any of the behavioural operators and if statements, you can easily catch error conditions. For example, if a block is supposed to compute the product of two inputs X and Y and store the result in Z, you could write the following checker:

Combine checkers and test vectors to create rich testbenches!