## CSE-331 COMPUTER ORGANIZATION

## **FINAL PROJECT**

# Kahraman Arda Kılıç 1901042648

#### 1. Alu Control Functions Table

| ALU CONTROL INPUT | FUNCTION | OPERATIONS       |
|-------------------|----------|------------------|
| 000               | Add      | ADD, ADDI, LW,SW |
| 001               | Xor      | XOR              |
| 010               | Sub      | SUB, BEQ,BNE     |
| 011               | Mult     |                  |
| 100               | SIt      | SLTI             |
| 101               | Nor      | NOR,NORI         |
| 110               | And      | AND,ANDI         |
| 111               | Or       | OR,ORI           |

• R-Type, LW, SW, BEQ, BNE, Addi, Andi, Ori, Nori, Slti -> 3 bits AluOP & 3 bits Function will be enough to create Alu Control signals which are 3 bits.



#### 2. Truth Table for different Opcodes

| Instr. | Reg<br>Des | AluSrc | MemToReg | RegWr | MemRd | MemWr | Branch | BNE | AluOp2 | AluOp1 | AluOp0 |
|--------|------------|--------|----------|-------|-------|-------|--------|-----|--------|--------|--------|
| R-     | 1          | 0      | 0        | 1     | 0     | 0     | 0      | 0   | 0      | 1      | 0      |
| Type   |            |        |          |       |       |       |        |     |        |        |        |
| Lw     | 0          | 1      | 1        | 1     | 1     | 0     | 0      | 0   | 0      | 0      | 0      |
| Sw     | Χ          | 1      | Х        | 0     | 0     | 1     | 0      | 0   | 0      | 0      | 0      |
| Beq    | Χ          | 0      | Х        | 0     | 0     | 0     | 1      | 0   | 0      | 0      | 1      |
| Bne    | Χ          | 0      | Х        | 0     | 0     | 0     | 0      | 1   | 0      | 0      | 1      |
| Addi   | 0          | 1      | 0        | 1     | 0     | 0     | 0      | 0   | 0      | 1      | 1      |
| Andi   | 0          | 1      | 0        | 1     | 0     | 0     | 0      | 0   | 1      | 0      | 0      |
| Ori    | 0          | 1      | 0        | 1     | 0     | 0     | 0      | 0   | 1      | 0      | 1      |
| Nori   | 0          | 1      | 0        | 1     | 0     | 0     | 0      | 0   | 1      | 1      | 0      |
| Slti   | 0          | 1      | 0        | 1     | 0     | 0     | 0      | 0   | 1      | 1      | 1      |

R Signal is R-Type

#### a. Main Control Signals

- RegDes = R
- AluSrc = LW + SW + Addi + Andi + Ori + Nori + Slti
- MemToReg = LW
- RegWr = R + LW + Addi + Andi + Ori + Nori + Slti
- MemRd = LW
- MemWr = SW
- Branch = Beq
- BNE = Bne
- AluOp2 = Andi + Ori + Nori + Slti
- AluOp1 = R + Addi + Nori + Slti
- AluOp0 = Beq + Bne + Addi + Ori + Slti

#### 3. Alu Control Signals Table

| Instruction | P2P1P0 | F2 F1 F0 | Desired       | C2C1C0      |
|-------------|--------|----------|---------------|-------------|
| Opcode      | AluOp  | Function | Alu Action    | Alu Control |
| LW          | 000    | XXX      | Add           | 000         |
| SW          | 000    | XXX      | Add           | 000         |
| BEQ         | 001    | XXX      | Subtract      | 010         |
| BNE         | 001    | XXX      | Subtract      | 010         |
| R-Type      | 010    | 000      | Add           | 000         |
| R-Type      | 010    | 001      | And           | 110         |
| R-Type      | 010    | 010      | Sub           | 010         |
| R-Type      | 010    | 011      | Xor           | 001         |
| R-Type      | 010    | 100      | Nor           | 101         |
| R-Type      | 010    | 101      | Or            | 111         |
| Addi        | 011    | XXX      | Add           | 000         |
| Andi        | 100    | XXX      | And           | 110         |
| Ori         | 101    | XXX      | Or            | 111         |
| Nori        | 110    | XXX      | Nor           | 101         |
| Slti        | 111    | XXX      | Set Less Than | 100         |

#### **Boolean Expressions:**

- C2 = P2'P1P0'F2'F1'F0 + P2'P1P0'F2F1'F0' + P2'P1P0'F2F1'F0 + P2P1'P0' + P2P1'P0 + P2P1P0' + P2P1P0
- C1 = P2'P1'P0 + P2'P1P0'F2'F1'F0 + P2'P1P0'F2'F1F0' + P2'P1P0'F2F1'F0 + P2P1'P0' + P2P1'P0
- = P2'P1P0'F1'F0 + P2'P1P0'F2'F1F0' + P2P1' + P1'P0 (Simplified)
- C0 = P2'P1P0'F2'F1F0 + P2'P1P0'F2F1'F0' + P2'P1P0'F2F1'F0 + P2P1'P0 + P2P1P0'
- = P2'P1P0'F2'F1F0+P2'P1P0'F2F1'+P2P1'P0+P2P1P0' (Simplified)

```
0001010010001010 // addi $2 , $2, 10
0001001001000101 // addi $1 , $1, 5
0000010001011010// sub $3, $2 , $1
0000110100111010 //sub $7 , $6 , $4
0000110100111000 //and $7, $6, $4
0000101010001000 //and $1,$5,$2
0000101001010001 //add $2, $5 , $1
0000000010001001 //add $1, $0, $2
0010001100000011 //andi $4, $1, 000011
0010111001001100 //andi $1, $7, 001100
0000001100001011 //xor $1, $1, $4
0000001111001011 //xor $1, $1, $7
0101000000000011 //beq $0, $0, (go to next third line PC = PC + 1
+ 3)
00000000000000000
000000000000000000
00000000000000000
01010011000000001 //beq $1, $4, (go to next first line PC = PC + 1
+ 1)
0011010001110011 //ori $1 , $2 , 110011
0011011010001010 //ori $2 , $3, 001010
1001110101000111 //sw $5 , 6(000111)
10011111111001010 //sw $7 , 7(001010)
0111010011000001 //slti $3, $2, 000001
0111000011000011 //slti $3, $0, 000011
0110001010000010 //bne $1, $2, 000010
00000000000000000
000000000000000000
0110000000001110 //bne $0, $0, 001110
0000010111101100 //nor $5, $7, $2
0000010010100100 //nor $4, $5, $5
0100100110010101 //nori $6, $4, 010101
0100110101101010 //nori $5, $6, 101010
0000110101100101 //or $4, $6, $5
0000100011001101 //or $1, $3, $4
1000011111000111 //lw $7, 3(000111)
1000000010000011 //lw $2, 0(000011)
```

• There are 64 instructions in the instructions memory but only the given program printed here.

#### 4. EXPLANATION

- There is no Shift Left for the sign extended immediate value. PC increases by 1, therefore I did not use Shift Left. In the instruction, the immediate value will be the difference between the desired line to jump and the current line.
- Instruction width is 16 bits, the maximum number of instructions is 64.
- There is a BNE signal (Control's output) which controls the BNE operation.
- All files are located in altera\13.1\Final\simulation\modelsim
- There are 4 files. 3 of them are for input, the other one is for the output of the registers.
- Program Counter changes in the testbench. The MiniMIPS module gets an PC and outputs a new PC. The new PC will be the PC in the testbench.
- Program terminates after 64 instructions.

#### 5. Test Cases

#### **Instruction Memory Test**

#### **Data Memory Test**

#### **Register Test**

#### Test For All Instructions

The first line prints XXX because the clock finished 1 cycle yet.

#### **ADDI**

```
# Opcode: 0001 , R[s]: 010 , R[t]: 010 , Imm: 001010 (Branch: 0 or BNE: 0 and zero: 0)
SUB
# Opcode: 0000 , R[s]: 010 , R[t]: 001 , R[d]: 011 , Func: 010
PC: 00000000000000000000000000000011
# Opcode: 0000 , R[s]: 110 , R[t]: 100 , R[d]: 111 , Func: 010
```

#### AND

```
# Opcode: 0000 , R[s]: 101 , R[t]: 010 , R[d]: 001 , Func: 000
*******
```

#### ADD

```
PC: 00000000000000000000000000000111
******
# Opcode: 0000 , R[s]: 000 , R[t]: 010 , R[d]: 001 , Func: 001
```

#### ANDİ

#### **XOR**

### BEQ (There are 3 instructions between these 2 instructions. First beq instructions jumps to the second beq)

#### ORİ

```
# Opcode: 1001 , R[s]: 110 , R[t]: 101 , Imm: 000111 (Branch: 0 or BNE: 0 and zero: 0)
PC: 0000000000000000000000000000010101
SLTI
PC: 0000000000000000000000000000010110
newPC = 000000000000000000000000000001111
# Opcode: 0111 , R[s]: 000 , R[t]: 011 , Imm: 000011 (Branch: 0 or BME: 0 and zero: 0)
 PC: 0000000000000000000000000000010111
newPC = 000000000000000000000000000011000
BNE
Opcode: 0110 , R[s]: 001 , R[t]: 010 , Imm: 000010 (Branch: 0 or BNE: 1 and zero: 0)
AluResult: 000000000000000000000000000011011
WriteData: 000000000000000000000000000011011
 PC: 00000000000000000000000000011010
newPC = 000000000000000000000000000011101
! Opcode: 0110 , R[s]: 000 , R[t]: 000 , Imm: 001110 (Branch: 0 or BNE: 1 and zero: 1)
PC: 000000000000000000000000000011011
p newPC = 000000000000000000000000000011100
NOR
| Opcode: 0000 , R[s]: 010 , R[t]: 111 , R[d]: 101 , Func: 100
PC: 00000000000000000000000000011100
PC: 0000000000000000000000000000011101
```

#### NORİ

```
# Opcode: 0100 , R[s]: 100 , R[t]: 110 , Imm: 010101 (Branch: 0 or BNE: 0 and zero: 0)
PC: 000000000000000000000000000011110
newPC = 000000000000000000000000000011111
# Opcode: 0100 , R[s]: 110 , R[t]: 101 , Imm: 101010 (Branch: 0 or BNE: 0 and zero: 1)
 PC: 000000000000000000000000000011111
OR
# Opcode: 0000 , R[s]: 100 , R[t]: 011 , R[d]: 001 , Func: 101
LW
# Opcode: 1000 , R[s]: 011 , R[t]: 111 , Imm: 000111 (Branch: 0 or BNE: 0 and zero: 0)
newPC = 000000000000000000000000000011
# Opcode: 1000 , R[s]: 000 , R[t]: 010 , Imm: 000011 (Branch: 0 or BNE: 0 and zero: 0)
PC: 000000000000000000000000000011
```

#### These nop instructions are the empty slots in the instructions memory.

```
Opcode: 0000 , R[s]: 000 , R[t]: 000 , R[d]: 000 , Func: 000
Opcode: 0000 , R[s]: 000 , R[t]: 000 , R[d]: 000 , Func: 000
PC: 00000000000000000000000000000100110
Opcode: 0000 , R[s]: 000 , R[t]: 000 , R[d]: 000 , Func: 000
AluCtrl: 000 , AluInputl: 00000000000
```

#### First Version of Registers

#### **Final Version of Registers**

• The other modules which are used in the previous homework are tested before.