1 Cross-Compilation and the Build Pipeline

1.1 Host, Target, and Emulator

Role	Meaning
Host	Computer running the editor, `make`, and the toolchain (x86-64 or Apple silicon)
Target	ARM Cortex-M3 machine for which the ELF is built
Emulator	QEMU model that executes target instructions on the host


A native `gcc` emits code for the machine it runs on; it cannot produce Cortex-M3 firmware just because the source language is C. A **cross toolchain** (`arm-none-eabi-*`) runs on the host but emits code for the target instruction set architecture (ISA).

```
gcc -dumpmachine              # host triple, e.g. x86_64-linux-gnu
arm-none-eabi-gcc -dumpmachine  # target triple: arm-none-eabi
```

The triple `arm-none-eabi` means: ARM architecture, **no** operating system on the target, standard ARM **E**mbedded **ABI**.

- Consequences of "no OS":
  - No `_start` from a C library unless the application provides one.
  - No dynamic loader, and no process to return to when `main()` finishes.
  - No guaranteed `printf` console, no `malloc` backed by an OS.
- QEMU is not the target CPU, but it provides a reproducible board model before physical hardware is used.

1.2 Build Pipeline Stages



Stage	What it does	stop flag	ext
Preprocessing	Expands `#include`, macros, conditional compilation; pure text substitution	`-E`	`.i`

Stage	What it does	stop flag	ext
Compilation	Checks syntax and types, **optimises**, emits **ARM assembly** for the selected CPU and ABI	`-S`	`.s`
Assembly	Encodes assembly into a **relocatable object file**	`-c`	`.o`
Linking	Combines objects, resolves symbols, assigns final addresses	N/A	`.axf` / `.elf`

`arm-none-eabi-gcc` is a *driver*: a single invocation runs all four stages in sequence and shows **only the final result**, deleting the intermediate files. A stop flag interrupts the pipeline after a given stage and leaves its output on disk, so that the intermediate result can be inspected:

```
arm-none-eabi-gcc -mthumb -mcpu=cortex-m3 -ffreestanding <stop flag> src/main.c -o build/main.<ext>
```

The compiler and linker flags used to build the image are listed in Appendix A.1.

2 Separate Compilation and Linking

The compiler translates one source file at a time and never looks at the others. When `startup.c` calls `main()`, the compiler does not know where `main` is, or whether it exists: it emits the call and leaves its target address blank, to be filled in later. Connecting the files is the job of the linker.

2.1 Object Files and Symbols

The result of compiling is a **relocatable object file** (`.o`): machine code whose addresses are not yet final, plus the *symbols* (names of functions and global variables) that the file defines or only references. `arm-none-eabi-nm` lists the symbols of an object, one per line: address, a letter for the kind of symbol, and name. The meaning of each letter is listed in section 4.2.

`startup.o` references `main`, `main.o` defines it

The two source files are compiled separately with `-c`.

```
arm-none-eabi-gcc -mthumb -mcpu=cortex-m3 -ffreestanding -c boot/startup.c -o
build/boot/startup.o
arm-none-eabi-gcc -mthumb -mcpu=cortex-m3 -ffreestanding -c src/main.c -o
build/src/main.o
```

Then their symbols are listed:

```
arm-none-eabi-nm build/boot/startup.o build/src/main.o
```

Output:

```
build/boot/startup.o:
00000008 T Reset_Handler
         U _estack
         U main
...
build/src/main.o:
00000018 T main
00000000 t semihost_write0
```

`startup.o` defines `Reset_Handler` but only references `main` and `_estack` (`U`); `main.o` defines `main` (`T`). The addresses are offsets inside each object, not final addresses: neither object is a runnable program on its own.

2.2 The Linker: Resolving Symbols

The **linker** combines all the objects into one image in three steps:

1. it concatenates the sections with the same name from every object, which gives each function and variable its final address;
2. it resolves every undefined symbol against a definition, here `main` against `main.o` and `_estack` against the linker script, and writes the final address into every instruction that referenced it;
3. it checks that every referenced symbol has exactly one definition.

`main` AFTER THE LINK

The two objects are linked into the final image:

```
arm-none-eabi-gcc -mthumb -mcpu=cortex-m3 -nostdlib \
    -T scripts/mps2_m3.ld -Xlinker -Map=build/output.map \
    build/boot/startup.o build/src/main.o -lgcc -o build/scratch-os.axf
```

Then the symbols of the image are listed, sorted by address:

```
arm-none-eabi-nm -n build/scratch-os.axf
```

Output:

```
00000048 T Reset_Handler
000000a4 t semihost_write0
000000bc T main
...
20400000 A _estack
```

The `U` lines have disappeared: `main` is now defined at its final address in Flash, and `_estack` is defined by the linker script (`A` , an absolute value that belongs to no section). Every address is the real one: `0x48` , `0xA4` , and `0xBC` match the Flash layout shown by the map file, which also records which object supplied each symbol.

Where the sections are placed is not decided by the linker on its own: the **linker script** (`.ld`) gives the addresses of `FLASH` and `RAM` and the order of the sections. On a desktop a default script is used without the developer seeing it; on **bare metal it must be supplied**, because only the developer knows the chip's memory map.

2.2.1 Common Link Errors

The check of step 3 produces the **two most common link errors**:

Error	Cause
`undefined reference to 'main'`	A `U` that no object defines: a missing `.o` on the command line or a misspelled name
`multiple definition of 'main'`	Two objects define the same symbol


3 The ELF Format

3.1 Structure of an ELF File

ELF (Executable and Linkable Format) is the format of the final image `build/scratch-os.axf` ; the `.axf` suffix

conventionally denotes an ARM executable with debug information. The image is a 32-bit, little-endian ARM ELF file that offers several views of the same bytes:

Part	Content	Used by
ELF header	At offset 0: file type, architecture, entry point, location of the other tables	Every tool that opens the file
Sections	`.text`, `.rodata`, `.data`, `.bss`, symbol table, debug information	Linker and debugger
Program headers (segments)	Which chunks of the file go to which memory addresses at run time	Loader (here QEMU)
Symbols	Names of functions and variables with their final addresses	Debugger, developer



The same bytes are described twice: as sections for the tools, and as segments for whoever loads the image into memory.


3.2 Entry Point and the Thumb Bit

ARM processors define two instruction sets:

- **ARM**, with 32-bit instructions,
- **Thumb**, with 16-bit instructions, extended in Thumb-2 to a mix of 16- and 32-bit ones. A core that supports both must know, at every branch, **which set the code at the target uses**.


> **THE CORTEX-M3 EXECUTES ONLY THUMB, BUT KEEPS THE SAME CONVENTION.**

Thumb instructions are 2 or 4 bytes long and always start at an **even address**, so bit 0 of an instruction address is always 0 and carries **no information**.



ARM reuses that bit as a flag, the *Thumb bit*:

- **Bit 0 = 1**: the target is **Thumb code**.
  - The CPU copies the bit into the `T` bit of `xPSR` (the special register that describes the current state of the processor), clears it, and jumps to the even address. The `T` bit of `xPSR` represents the Thumb State.



APSR: condition flags · EPSR: Thumb state (always 1) · IPSR: running exception (0 = Thread mode)

Figure 1.2: *Bit layout of xPSR: N, Z, C, V flags in APSR, Thumb bit in EPSR, exception number in IPSR.*


- **Bit 0 = 0**: the target would be ARM code, which the Cortex-M3 **does not implement**.
  - The branch raises a UsageFault (`INVSTATE`) instead of executing anything at the target address.

> **ONLY CODE POINTERS CARRY THE THUMB BIT**
>
> The Thumb bit applies only to addresses the CPU **jumps to**: function addresses in the vector table, function pointers, the ELF entry point. A **data pointer**, such as `&counter`, is the address of a variable that the CPU reads or writes, and is never modified: if `counter` is at `0x20000004`, `&counter` is `0x20000004`.
>
> The reason is alignment. Instructions always start at even addresses, so bit 0 of a code address is free to carry the Thumb bit. Data can also sit at odd addresses (a `char` at `0x20000005`), so for data bit 0 is a real part of the address.

3.2.1 How the linker sets the Thumb bit

The address of `Reset_Handler` reaches the vector table in four steps, from compilation to reset:

1. **Before linking**: `startup.o` contains the code of `Reset_Handler`, marked as Thumb. The second entry of the vector table only names `Reset_Handler` and is left **blank**, because its address is not known yet.
2. **Linking**: the linker first assigns the code of `Reset_Handler` the address `0x48`, which becomes the value of the symbol. It then resolves the reference in the vector table, filling the blank entry with `0x48 | 1 = 0x49`. The value `0x48` is never written into the table.
3. **After linking**: the entry at address `0x04` contains `0x49` and points to the code at `0x48`.
4. **At reset**: the CPU reads the entry at `0x04`, finds `0x49`, **clears bit 0**, and jumps to `0x48`.



3.2.1.1 WHICH TOOLS REPORT `0X48` AND WHICH `0X49`

Value	Meaning	Reported by
`0x48`	Location of the first instruction	Map file, `nm`, `objdump -d`
`0x49`	Code pointer, with the Thumb bit	`readelf -h` (entry point), `objdump -s -j .isr_vector` (vector table)

No instruction starts at `0x49`: the byte at `0x49` belongs to the instruction that starts at `0x48`, with **Thumb Bit** enabled.

3.3 Memory Layout of the Image


The linker distributes the sections of the program between the memory regions declared in the linker script, Flash and RAM. Where each section goes depends on two questions: must its content survive power-off, and must it be writable at run time?

3.3.1 Where Each Section Goes

Section	Content	Placed in	Why
`.isr_vector`	Vector table	Start of Flash	The CPU reads it at address `0x0` at reset
`.text`	Code	Flash	Must survive power-off; executed directly from Flash

Section	Content	Placed in	Why
`.rodata`	Constants, string literals	Flash	Never written, so they can stay in Flash
`.data`	Initialised variables	RAM at run time, initial values stored in Flash	Must be writable, but their initial values must survive power-off: the startup code copies them
`.bss`	Zero-initialised variables	RAM, no bytes in the image	Only their size is recorded: the startup code fills them with zeros

Where each section goes



Higher addresses at the top. Flash holds what must survive power-off; RAM holds what is written while the program runs. .data needs both: its initial values in Flash, its run-time copy in RAM.

RAM also holds two areas that contain nothing from the program's object files:

1. **heap**, space reserved by the linker script for dynamic allocation
2. the **stack**, which is not a section at all but an address range that grows downward from the end of RAM.

Inside each region the linker follows the **order of the linker script**, and inside each section the order of the object files on the command line. The order matters for the vector table: `.isr_vector` is written first in the script so that it starts at `0x0`, where the CPU looks for it.

3.3.2 Run Address (VMA) and Load Address (LMA)

RUN ADDRESS (VMA) AND LOAD ADDRESS (LMA)

Each section has two addresses: the **VMA**, where the section is used at run time, and the **LMA**, where its bytes are stored in the image. They differ only for `.data`, whose initial values are stored in Flash and copied to RAM by the startup code.

The name "virtual memory address" comes from systems with an MMU. On a core without one, such as the Cortex-M3, both addresses are physical: the VMA is simply the run address.

3.3.3 Memory Budgets

The same layout gives the memory budgets:

```
Flash usage = .isr_vector + .text + .rodata + .data initial values
RAM usage   = .data + .bss + heap + stack
```

`.data` is counted twice, once in each budget. `arm-none-eabi-size` reports the totals as `text`, `data`, and `bss`; the size of the ELF file is not a measure of memory use, because it includes debug information and excludes `.bss`.

4 Inspecting the Image

The binutils tools **read the ELF file** on the host, without running anything on the target: they show what the toolchain produced, before the image is executed or debugged.

4.1 Inspection Commands

Command	Shows
`arm-none-eabi-size`	Section sizes in three totals (`text` , `data` , `bss`): the Flash and RAM budgets
`arm-none-eabi-nm`	Symbols with address and type letter (see section 4.2)
`arm-none-eabi-readelf -h`	The ELF header, including the entry point
`arm-none-eabi-readelf -l`	The program headers: the segments loaded by QEMU
`arm-none-eabi-objdump -h`	One line per section: size, VMA, and LMA (see section 3.3.2)
`arm-none-eabi-objdump -d`	Disassembly: every instruction with the address where it is stored
`arm-none-eabi-objdump -s -j <section>`	The raw bytes of one section

READING AN `-s` DUMP

Each line shows the address of its first byte, 16 bytes in four groups of 4 in memory order, and the same bytes as text on the right (`.` for non-printable bytes).

4.2 Symbol Letters of nm

Letter	Meaning
`U`	Undefined: used here, defined in another file
`T` / `t`	Function (`.text`); `t` if `static`
`R` / `r`	Constant (`.rodata`); `r` if `static`
`D` / `d`	Initialised variable (`.data`); `d` if `static`
`B` / `b`	Zero-initialised variable (`.bss`); `b` if `static`

Letter	Meaning
`W`	Weak symbol, replaced by a normal definition with the same name
`A`	Absolute symbol, belonging to no section

4.3 Reading the Map File

The map file (`-Xlinker -Map=…`) is a text report written by the linker during the link. It records where each section and each symbol ended up, how big it is, and which object file it came from. It has two main parts: *Memory Configuration*, with the regions declared in the linker script, and *Linker script and memory map*, with the placement of every section.

Line type	Example	Meaning
Memory region	`FLASH 0x00000000 0x00400000`	Name, start, and length of a region
Output section (not indented)	`.text 0x00000040 0xa0`	A section of the final image: address and total size
Input section (indented)	`.text 0x00000040 0x64 build/boot/startup.o`	The piece of that section coming from one object file
Symbol	`0x00000048 Reset_Handler`	The final address of a function or variable

The map file answers questions such as: at which address did a function or variable end up, which object file contributed a piece of code, which section grew and made a region overflow. Static (file-local) symbols do not appear in it.

4.4 Which Tool Answers Which Question

Question	Tool
How much Flash and RAM does the program use?	`size`
At which address did a function or a variable end up?	`nm` , map file
Which object file supplied a piece of code?	map file
Why did a region overflow?	map file
What is the entry point?	`readelf -h`
Is the Thumb bit set in the vector table?	`objdump -s -j .isr_vector`
Is `.data` stored in Flash and run in RAM?	`objdump -h`

4.5 Working Example

This example follows a small program from source to memory: first it predicts in which section each declaration ends up, then it checks the prediction with `size` , `objdump` , the map file, and `nm` . The program is made of two source files, linked with a linker script `mps2_m3.ld` .

`src/main.c` declares one global of every kind:

```
#include <stdint.h>

const uint32_t limit = 100;
uint32_t counter = 5;
uint32_t total;
char buffer[64];
const char *greeting = "hello";

int main( void )
{
    total = counter + limit;
    buffer[0] = greeting[0];
    for ( ;; ) { }
}
```

`boot/startup.c` provides the vector table and a `Reset_Handler` that copies `.data` from Flash to RAM, fills `.bss` with zeros, and calls `main()`. The symbols `_estack`, `_sidata`, `_sdata`, `_edata`, `_sbss`, and `_ebss` are not variables: the linker script defines them as **addresses**, so the code uses only their address (`&_sdata`).

```
#include <stdint.h>

extern uint32_t _estack, _sidata, _sdata, _edata, _sbss, _ebss;
int main( void );

void Default_Handler( void )
{
    for ( ;; ) { }
}

void Reset_Handler( void )
{
    uint32_t *src = &_sidata;
    uint32_t *dst = &_sdata;
    while ( dst < &_edata )          /* copy .data from Flash to RAM */
        *dst++ = *src++;
    for ( dst = &_sbss; dst < &_ebss; )
        *dst++ = 0;                  /* zero .bss */
    main();
    for ( ;; ) { }
}

__attribute__(( section( ".isr_vector" ), used ))
```

```
const uint32_t vector_table[16] = {
    (uint32_t) &_estack,             /* 0: initial stack pointer */
    (uint32_t) Reset_Handler,        /* 1: reset                 */
    (uint32_t) Default_Handler,      /* 2: NMI                   */
    (uint32_t) Default_Handler,      /* 3: HardFault             */
};                                   /* 4-15: left at 0          */
```

`scripts/mps2_m3.ld` describes the two memory regions and the order of the output sections:

```
MEMORY
{
    FLASH (rx)  : ORIGIN = 0x00000000, LENGTH = 4M
    RAM   (rwx) : ORIGIN = 0x20000000, LENGTH = 4M
}

_estack = ORIGIN(RAM) + LENGTH(RAM);

ENTRY(Reset_Handler)

SECTIONS
{
    .isr_vector :
    {
        . = ALIGN(4);
        KEEP(*(.isr_vector))
    } > FLASH

    .text :
    {
        *(.text*)
        *(.rodata*)
        . = ALIGN(4);
        _etext = .;
    } > FLASH

    _sidata = LOADADDR(.data);
    .data :
    {
        . = ALIGN(4);
        _sdata = .;
        *(.data*)
        . = ALIGN(4);
        _edata = .;
```

```
    } > RAM AT > FLASH

    .bss (NOLOAD) :
    {
        . = ALIGN(4);
        _sbss = .;
        *(.bss*)
        *(COMMON)
        . = ALIGN(4);
        _ebss = .;
    } > RAM
}
```

The image is built with these commands:

```
arm-none-eabi-gcc -mthumb -mcpu=cortex-m3 -ffreestanding -std=gnu17 -O0 -g3 -Wall \
    -c boot/startup.c -o build/startup.o
arm-none-eabi-gcc -mthumb -mcpu=cortex-m3 -ffreestanding -std=gnu17 -O0 -g3 -Wall \
    -c src/main.c -o build/main.o
arm-none-eabi-gcc -mthumb -mcpu=cortex-m3 -nostdlib \
    -T scripts/mps2_m3.ld -Xlinker -Map=build/output.map \
    build/startup.o build/main.o -lgcc -o build/example.axf
```

4.5.1 Step 1: Predict

Declaration	Section	Region
`main`, `Reset_Handler`	`.text`	Flash
`const uint32_t limit = 100;`	`.rodata`	Flash
`uint32_t counter = 5;`	`.data`	RAM, initial value stored in Flash
`uint32_t total;`, `char buffer[64];`	`.bss`	RAM, zeroed at boot
`const char *greeting = "hello";`	The pointer in `.data`, the characters in `.rodata`	Pointer in RAM, string in Flash

The last row is the subtle one: `greeting` is a writable variable that holds an address, while the string it points to is a constant.

4.5.2 Step 2: Measure the budgets with `size`

```
$ arm-none-eabi-size build/example.axf
   text    data     bss     dec     hex filename
```

```
    224       8      68     300     12c build/example.axf
```

- `text` = 224 bytes: the 64-byte vector table plus 160 bytes of code and constants.
- `data` = 8 bytes: `counter` and `greeting`, one 4-byte word each.
- `bss` = 68 bytes: `total` (4) and `buffer` (64).

Flash holds `text + data` = 232 bytes; RAM holds `data + bss` = 76 bytes, plus the stack. The ELF file itself is about 29 KB, almost all debug information.

4.5.3 Step 3: Check the sections with `objdump -h`

```
$ arm-none-eabi-objdump -h build/example.axf
Idx Name          Size      VMA       LMA
  0 .isr_vector   00000040  00000000  00000000
  1 .text         000000a0  00000040  00000040
  2 .data         00000008  20000000  000000e0
  3 .bss          00000044  20000008  000000e8
```

The vector table starts at `0x0` and `.text` follows it. `.data` runs at `0x20000000`, the start of RAM, but its bytes are stored at `0xE0`, right after the code: this is where the startup code copies them from. `.bss` follows `.data` in RAM; it has no bytes in the image (`objdump` marks it `ALLOC` only), so its LMA has no meaning. The debug sections listed after these are omitted.

4.5.4 Step 4: Read the map file

```
Memory Configuration

Name             Origin             Length             Attributes
FLASH            0x00000000         0x00400000         xr
RAM              0x20000000         0x00400000         xrw

Linker script and memory map

.isr_vector     0x00000000       0x40
 .isr_vector    0x00000000       0x40 build/startup.o
                0x00000000                vector_table

.text           0x00000040       0xa0
 .text          0x00000040       0x64 build/startup.o
                0x00000040                Default_Handler
                0x00000048                Reset_Handler
 .text          0x000000a4       0x30 build/main.o
                0x000000a4                main
 .rodata        0x000000d4        0xa build/main.o
```

```
                0x000000d4                limit
 *fill*         0x000000de        0x2
                0x000000e0                        _sidata = LOADADDR (.data)

.data           0x20000000        0x8 load address 0x000000e0
 .data          0x20000000        0x8 build/main.o
                0x20000000                counter
                0x20000004                greeting

.bss            0x20000008       0x44
 .bss           0x20000008       0x44 build/main.o
                0x20000008                total
                0x2000000c                buffer
```

The excerpt keeps only the lines discussed here. It confirms the prediction piece by piece: the code of each object file inside `.text`, the constants of `main.o` (`limit` and the 6 bytes of `"hello"`, 10 bytes in total) in a `.rodata` piece inside `.text`, two bytes of `*fill*` to end `.text` on a multiple of 4, and the `load address` of `.data`, which is also the value of `_sidata`, the symbol the startup code uses as the source of the copy.

4.5.5 Step 5: Find every symbol with `nm`

```
$ arm-none-eabi-nm -n build/example.axf
00000000 R vector_table
00000040 T Default_Handler
00000048 T Reset_Handler
000000a4 T main
000000d4 T limit
000000e0 T _etext
000000e0 A _sidata
20000000 D _sdata
20000000 D counter
20000004 D greeting
20000008 D _edata
20000008 B _sbss
20000008 B total
2000000c B buffer
2000004c B _ebss
20400000 R _estack
```

`counter` and `greeting` are `D`, `total` and `buffer` are `B`, as predicted. `limit` is the surprise: in `main.o` it is `R`, but in the final image it is `T`, because the linker script folds `.rodata` into the `.text` output section and `nm` classifies a symbol by the output section it ended up in. The string `"hello"` has no name, so it does not appear.

4.5.6 Step 6: Read the bytes with `objdump -s`

```
$ arm-none-eabi-objdump -s -j .isr_vector build/example.axf
 0000 00004020 49000000 41000000 41000000  ..@ I...A...A...

$ arm-none-eabi-objdump -s -j .text build/example.axf
 00d0 0c000020 64000000 68656c6c 6f000000  ... d...hello...

$ arm-none-eabi-objdump -s -j .data build/example.axf
 20000000 05000000 d8000000                    ........
```

The Cortex-M3 is little-endian: a 32-bit word is stored lowest byte first, so `00004020` is `0x20400000`.

- **Vector table**: word 0 is `0x20400000`, the initial stack pointer (`_estack`); word 1 is `0x49`, the address of `Reset_Handler` with the Thumb bit; words 2 and 3 are `0x41`, the address of `Default_Handler` with the Thumb bit.
- **Constants**: at `0xD4`, `64000000` is `limit` = 100; at `0xD8` the characters `hello` followed by the terminating zero.
- **Initial values of `.data`**: `05000000` is `counter` = 5, and `d8000000` is `greeting` = `0xD8`, exactly the Flash address of `"hello"`. A pointer is nothing more than a variable whose value is an address.

4.5.7 Result

Flash and RAM of the example



5 Running the Image in QEMU

QEMU is not the target CPU but a model of a complete board: processor, memories, and peripherals at the addresses of the real platform. It plays the role that a programmer and a physical board play in production: it places the image in memory and starts the CPU. The command line and its options are listed in Appendix A.2.1.

5.1 The Board Model: `mps2-an385`

The image runs on the `mps2-an385` machine model, an FPGA image of a Cortex-M3 system clocked at 25 MHz. The model fixes the memory map of the board, while the linker script only describes it: the two must agree.

Region	Declared in the linker script	Provided by the board model
`FLASH`	`ORIGIN = 0x00000000, LENGTH = 4M`	Code memory at the reset address
`RAM`	`ORIGIN = 0x20000000, LENGTH = 4M`	SRAM for `.data`, `.bss`, heap, and stack

The linker cannot check this agreement: it trusts the `MEMORY` block. A linker script that places RAM where the board has no memory still links without errors, and the image fails only at run time.

5.2 Loading the ELF

With `-kernel`, QEMU acts as the **loader** of section 3.1. It reads the program headers (`arm-none-eabi-readelf -l`), not the sections, and copies every loadable segment into the emulated memory at its **load address** (LMA). Debug information and the symbol table are not loaded, and `.bss` has no bytes to load.

The initial values of `.data` therefore land in Flash, at their LMA, exactly as when a programmer writes the image into the Flash of a real chip. Nothing is written at the VMA of `.data` in RAM.

> **LOADING IS NOT INITIALISATION**
>
> QEMU places the bytes of the image where the linker put them, and nothing more. Copying `.data` from Flash to RAM and zeroing `.bss` remain the job of the startup code, on QEMU as on real hardware.

5.3 From Load to the First Instruction

After loading, QEMU resets the emulated CPU, and reset behaves as on hardware: the CPU reads word 0 of the vector table into `SP` and word 1 into `PC`, clearing the Thumb bit, and starts executing `Reset_Handler`. The reset sequence is described in the boot chapter.

5.4 Where QEMU Differs from Real Hardware

QEMU gives a reproducible platform, but some of its behaviours hide bugs that appear on a physical board.

Aspect	QEMU	Real board	Consequence
RAM at power-on	Filled with zeros	Random content	A missing `.bss` zeroing or `.data` copy can go unnoticed
Clock	Full speed from reset	Slow oscillator; PLL and Flash wait states configured by the startup code	Clock setup code is never exercised
Writes to unmapped addresses	Can be silently ignored	Bus fault	A wrong stack pointer can fail silently instead of faulting
Semihosting (`bkpt 0xab`)	The host prints the string	The CPU halts if no debugger is attached	Production output needs a UART driver

> **WORKING IN QEMU IS NOT PROOF OF CORRECTNESS**
>
> An image that runs in QEMU can still fail on hardware. Code that relies on zeroed RAM or on writes to unmapped memory works only because of the model.