

# Imperas Peripheral Model Guide

# Model Specific Information for freescale.ovpworld.org / Uart

# Imperas Software Limited

Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com.



Author	Imperas Software Limited
Version	20211118.0
Filename	OVP_Peripheral_Specific_Information_freescaleUart.pdf
Created	31 December 2021
Status	OVP Standard Release

# **Copyright Notice**

Copyright 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

# Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Conveight (a) 2021 Imperes Software Limited www.imperes com

# **Table Of Contents**

1.0 Model Specific Information	4
1.1 Description	4
1.2 Limitations	4
1.3 Licensing	4
1.4 Reference	4
1.5 Location	4
2.0 Peripheral Instance Parameters	4
3.0 Net Ports	5
4.0 Bus Slave Ports	5
4.1 Bus Slave Port: bport1	5
5.0 Peripheral components in the library	7
<b>6.0 General Information on Peripheral Models</b>	
7.0 Building peripherals easily with Imperas iGen	
8.0 Peripheral model internals	9
9.0 Parts of peripheral models	10
9.1 Configuring the Peripheral Instance with Parameters	10
9.2 Net Ports	10
9.3 Bus master ports	10
9.4 Bus slave ports	10
9.5 Packetnets	10
10.0 More information (documentation) on peripheral models and modeling	10

# 1.0 Model Specific Information

This document provides usage information for an Imperas OVP peripheral behavioral model.

The document is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

## 1.1 Description

Freescale UART - Supports interrupts and fifos.

#### 1.2 Limitations

Error conditions, DMA, ISO7816 mode and Wake up are not supported.

#### 1.3 Licensing

Open Source Apache 2.0

#### 1.4 Reference

Freescale Kinetis Peripheral User Guide

#### 1.5 Location

The Uart peripheral model is located in an Imperas/OVP installation at the VLNV: freescale.ovpworld.org / peripheral / Uart / 1.0.

# **2.0 Peripheral Instance Parameters**

This model accepts the following parameters:

Table 1. Peripheral Parameters

Name	Туре	Description
directReadWrite	bool	Enable the use of the DirectRead and DirectWrite connections
fifoSize	uns32	Size of fifos (default 128)
moduleClkFreq	uns32	Frequency (in hertz) of module clock used in baud rate calculation (default=10.2 MHz)
console	bool	If specified, port number is ignored, and a console pops up automatically
client	bool	If true, model is a client and will connect to portnum. If false, model is a server and will listen on portnum.
portnum	uns32	If set, listen on, or connect to, this port. If set to zero in listen mode, allocate a port from the pool and listen on that.
hostname	string	Name (or IP address) of host to connect to. Valid if listen=true
infile	string	Name of file to use for device source
outfile	string	Name of file to write device output
portFile	string	If portnum was specified as zero, write the port

Copyright (c) 2021 Imperas Software Limited OVP License. Release 20211118.0

www.imperas.com

		number to this file when it's known
log	bool	If specified, serial output will go to simulator log
finishOnDisconnect	bool	If set, disconnecting the port will cause the simulation to finish
connectnonblocking	bool	If set, simulation can begin before the connection is made
xchars	uns32	Width of console in characters
ychars	uns32	Height of console in characters
record	string	Record external events into this file
replay	string	Replay external events from this file

## 3.0 Net Ports

This model has the following net ports:

Table 2. Net Ports

Name	Туре	Must Be Connected	Description
DirectWrite	output	F (False)	
DirectRead	input	F (False)	
Interrupt	output	F (False)	
Reset	input	F (False)	

## **4.0 Bus Slave Ports**

This model has the following bus slave ports:

# 4.1 Bus Slave Port: bport1

Table 3. Bus Slave Port: bport1

Name	Size (bytes)	Must Be Connected	Description
bport1	0x1000	F (False)	

Table 4. Bus Slave Port: bport1 Registers:

Name	Offset	Width (bits)	Description	R/W	is Volatile
ab_bdh	0x0	8	UART Baud Rate Registers:High		
ab_bdl	0x1	8	UART Baud Rate Registers:Low		
ab_c1	0x2	8	UART Control Register 1		
ab_c2	0x3	8	UART Control Register 2		
ab_s1	0x4	8	UART Status Register 1		
ab_s2	0x5	8	UART Status Register 2		
ab_c3	0x6	8	UART Control Register 3		
ab_d	0x7	8	UART Data Register		
ab_ma1	0x8	8	UART Match Address Registers 1		
ab_ma2	0x9	8	UART Match Address Registers 2		
ab_c4	0xa	8	UART Control Register 4		
ab_c5	0xb	8	UART Control Register 5		
ab_ed	0xc	8	UART Extended Data		

			Register
ab_modem	0xd	8	UART Modem Register
ab_infrared	0xe	8	UART Infrared Register
ab_pfifo	0x10	8	UART FIFO Parameters Register
ab_cfifo	0x11	8	UART FIFO Control Register
ab_sfifo	0x12	8	UART FIFO Status Register
ab_twfifo	0x13	8	UART FIFO Transmit Watermark Register
ab_tcfifo	0x14	8	UART FIFO Transmit Count Register
ab_rwfifo	0x15	8	UART FIFO Receive Watermark Register
ab_rcfifo	0x16	8	UART FIFO Receive Count Register

# **5.0** Peripheral components in the library

Peripheral freescale.ovpworld.org/VybridANADIG	Peripheral freescale.ovpworld.org/VybridCCM
freescale.ovpworld.org/VybridANADIG	freescale ovpworld org/VybridCCM
	neescale.ovpworld.org/vyorldeetvi
freescale.ovpworld.org/VybridGPIO	freescale.ovpworld.org/VybridI2C
freescale.ovpworld.org/VybridQUADSPI	freescale.ovpworld.org/VybridSDHC
freescale.ovpworld.org/VybridUART	freescale.ovpworld.org/VybridUSB
imperas.ovpworld.org/uart	imperas.ovpworld.org/usecCounter
intel.ovpworld.org/82371EB	intel.ovpworld.org/8253
intel.ovpworld.org/NorFlash48F4400	intel.ovpworld.org/PciIDE
intel.ovpworld.org/PciUSB	intel.ovpworld.org/Ps2Control
maxim.ovpworld.org/max673x	microsemi.ovpworld.org/CoreUARTapb
mips.ovpworld.org/MaltaFPGA	mips.ovpworld.org/SmartLoaderLinux
national.ovpworld.org/16450	national.ovpworld.org/16550
nxp.ovpworld.org/iMX6_Analog	nxp.ovpworld.org/iMX6_CCM
nxp.ovpworld.org/iMX6_GPIO	nxp.ovpworld.org/iMX6_GPT
nxp.ovpworld.org/iMX6_SDHC	nxp.ovpworld.org/iMX6_SRC
nxp.ovpworld.org/iMX6_WDOG	ovpworld.org/Alpha2x16Display
ovpworld.org/FlashDevice	ovpworld.org/ledRegister
	ovpworld.org/switchRegister
	ovpworld.org/trap4K
ovpworld.org/VirtioBlkMMIO	ovpworld.org/VirtioNetMMIO
1 -	renesas.ovpworld.org/bcu
renesas.ovpworld.org/can	renesas.ovpworld.org/can
	renesas.ovpworld.org/csib
	renesas.ovpworld.org/intc
	renesas.ovpworld.org/taa
	renesas.ovpworld.org/uartc
• •	riscv.ovpworld.org/PLIC
	safepower.ovpworld.org/NostrumNode
	sifive.ovpworld.org/artyIO
	sifive.ovpworld.org/MSEL
	sifive.ovpworld.org/pwm
1 0	sifive.ovpworld.org/UART
1 0	ti.ovpworld.org/tca6416a
• •	ti.ovpworld.org/ucd9248
	xilinx.ovpworld.org/axi-intc
	xilinx.ovpworld.org/logicore-fit
• •	xilinx.ovpworld.org/xps-gpio
1 0 1	xilinx.ovpworld.org/xps-ll-temac
	xilinx.ovpworld.org/xps-timer
	xilinx.ovpworld.org/zynq_7000-ddrc
	xilinx.ovpworld.org/zynq_7000-qqie
	xilinx.ovpworld.org/zynq_7000-gpi0 xilinx.ovpworld.org/zynq_7000-qos301
xilinx.ovpworld.org/zynq_7000-sdio	xilinx.ovpworld.org/zynq_7000-slcr
	freescale.ovpworld.org/VybridUART imperas.ovpworld.org/uart intel.ovpworld.org/82371EB intel.ovpworld.org/NorFlash48F4400 intel.ovpworld.org/NorFlash48F4400 intel.ovpworld.org/NorFlash48F4400 intel.ovpworld.org/NorFlash48F4400 intel.ovpworld.org/NorFlash48F4400 intel.ovpworld.org/Max673x mips.ovpworld.org/Max673x mips.ovpworld.org/Max6FGA national.ovpworld.org/iMX6_Analog nxp.ovpworld.org/iMX6_Analog nxp.ovpworld.org/iMX6_GPIO nxp.ovpworld.org/iMX6_SDHC nxp.ovpworld.org/iMX6_WDOG ovpworld.org/FlashDevice ovpworld.org/SimpleDma ovpworld.org/trap

xilinx.ovpworld.org/zynq_7000-tz_GPVsecurity	xilinx.ovpworld.org/zynq_7000-tz_security	xilinx.ovpworld.org/zynq_7000-usb
altera.ovpworld.org/dw-apb-timer	altera.ovpworld.org/dw-apb-uart	altera.ovpworld.org/IntervalTimer32Core
altera.ovpworld.org/IntervalTimer64Core	altera.ovpworld.org/JtagUart	altera.ovpworld.org/PerformanceCounterCore
altera.ovpworld.org/RSTMGR	altera.ovpworld.org/SystemIDCore	altera.ovpworld.org/Uart
amd.ovpworld.org/79C970	andes.ovpworld.org/ATCUART100	andes.ovpworld.org/NCEPLIC100
andes.ovpworld.org/NCEPLMT100	arm.ovpworld.org/AaciPL041	arm.ovpworld.org/CompactFlashRegs
arm.ovpworld.org/CoreModule9x6	arm.ovpworld.org/DebugLedAndDipSwitch	arm.ovpworld.org/DMemCtrlPL341
arm.ovpworld.org/IcpControl	arm.ovpworld.org/IcpCounterTimer	arm.ovpworld.org/IntICP
arm.ovpworld.org/IntICP	arm.ovpworld.org/KbPL050	arm.ovpworld.org/L2CachePL310
arm.ovpworld.org/LcdPL110	arm.ovpworld.org/MmciPL181	arm.ovpworld.org/RtcPL031
arm.ovpworld.org/SerBusDviRegs	arm.ovpworld.org/SmartLoaderArm64Linux	arm.ovpworld.org/SmartLoaderArmLinux
arm.ovpworld.org/SMemCtrlPL354	arm.ovpworld.org/SysCtrlSP810	arm.ovpworld.org/TimerSP804
arm.ovpworld.org/TzpcBP147	arm.ovpworld.org/UartPL011	arm.ovpworld.org/VexpressSysRegs
arm.ovpworld.org/WdtSP805	atmel.ovpworld.org/AdvancedInterruptController	atmel.ovpworld.org/ParallelIOController
atmel.ovpworld.org/PowerSaving	atmel.ovpworld.org/SpecialFunction	atmel.ovpworld.org/TimerCounter
atmel.ovpworld.org/UsartInterface	atmel.ovpworld.org/WatchdogTimer	cadence.ovpworld.org/gem
cadence.ovpworld.org/uart	cirrus.ovpworld.org/GD5446	freescale.ovpworld.org/KinetisADC
freescale.ovpworld.org/KinetisAIPS	freescale.ovpworld.org/KinetisAXBS	freescale.ovpworld.org/KinetisCAN
freescale.ovpworld.org/KinetisCMP	freescale.ovpworld.org/KinetisCMT	freescale.ovpworld.org/KinetisCRC
freescale.ovpworld.org/KinetisDAC	freescale.ovpworld.org/KinetisDDR	freescale.ovpworld.org/KinetisDMA
freescale.ovpworld.org/KinetisDMAC	freescale.ovpworld.org/KinetisDMAMUX	freescale.ovpworld.org/KinetisENET
freescale.ovpworld.org/KinetisEWM	freescale.ovpworld.org/KinetisFB	freescale.ovpworld.org/KinetisFMC
freescale.ovpworld.org/KinetisFTFE	freescale.ovpworld.org/KinetisFTM	freescale.ovpworld.org/KinetisGPIO
freescale.ovpworld.org/KinetisI2C	freescale.ovpworld.org/KinetisI2S	freescale.ovpworld.org/KinetisLLWU
freescale.ovpworld.org/KinetisLPTMR	freescale.ovpworld.org/KinetisMCG	freescale.ovpworld.org/KinetisMPU
freescale.ovpworld.org/KinetisNFC	freescale.ovpworld.org/KinetisOSC	freescale.ovpworld.org/KinetisPDB
freescale.ovpworld.org/KinetisPIT	freescale.ovpworld.org/KinetisPMC	freescale.ovpworld.org/KinetisPORT
freescale.ovpworld.org/KinetisRCM	freescale.ovpworld.org/KinetisRFSYS	freescale.ovpworld.org/KinetisRFVBAT
freescale.ovpworld.org/KinetisRNG	freescale.ovpworld.org/KinetisRTC	freescale.ovpworld.org/KinetisSDHC
freescale.ovpworld.org/KinetisSIM	freescale.ovpworld.org/KinetisSMC	freescale.ovpworld.org/KinetisSPI
freescale.ovpworld.org/KinetisTSI	freescale.ovpworld.org/KinetisUART	freescale.ovpworld.org/KinetisUSB
freescale.ovpworld.org/KinetisUSBDCD	freescale.ovpworld.org/KinetisUSBHS	freescale.ovpworld.org/KinetisVREF
freescale.ovpworld.org/KinetisWDOG	freescale.ovpworld.org/Uart	

Copyright (c) 2021 Imperas Software Limited OVP License. Release 20211118.0

## **6.0 General Information on Peripheral Models**

This document provides usage information for an Imperas OVP peripheral behavioral model.

The document is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers etc. and configuration options and general information for peripheral modeling with Imperas OVP.

#### 6.1 Background

Imperas OVP simulation technology enables very high performance simulation, debug and analysis of platforms containing multiple processors and peripheral models. The technology is designed to be extensible: you can create new models of processors, peripherals and other platform components using interfaces and libraries defined by OVP.

The peripheral models created using the OVP APIs run on the Peripheral Simulation Engine (PSE).

The model is typically written in C and compiled into an executable for the PSE processor architecture. The model is compiled for speed of execution and to protect IP. It is dynamically loaded by the simulator at run time.

# 7.0 Building peripherals easily with Imperas iGen

To aid with model creation, Imperas products include iGen, a model generation tool. iGen takes the laborious and error-prone task of constructing the various hardware model and software element files required for a typical model, and automates this process. iGen creates the needed C files. iGen also creates the C++ SystemC TLM2 interface files needed to run peripheral models in SystemC simulations.

iGen takes as input a simple script specification that includes device internals such as registers and memories, port information, component descriptors, and other elements. iGen then builds the C code model files and user editable templates. These include model frameworks with registers, function calls, memory map, and other items. It ensures that all component parts of the model are well-structured using best practices, and are consistent throughout the files, thus eliminating a common source of errors.

More information on iGen can be found: <u>imperas.com/products</u>.

# 8.0 Peripheral model internals

Each instance of a peripheral model runs on its own virtual machine with an address space large enough for the model. This processor (the PSE) and its memory are separate from any processors, memories and buses in the platform being simulated; they exist only to execute the code of the peripheral model.

Interception of functions defined in the peripheral model allows the use of features of the host system in the

implementation of the behavior of a peripheral. As an example, a real platform might contain a video display device. When simulating this system, it is generally more convenient not to simulate the complete video display device but to use a video package available on the host machine, such as SDL, and to use this to render to the host display. Also models of uarts, ethernet devices and USB components can make use of the host PC resources during simulation, to allow, for example, a simulation to browse the real internet, or the simulation to connect to a real USB device.

# 9.0 Parts of peripheral models

#### 9.1 Configuring the Peripheral Instance with Parameters

A peripheral can include the behaviour of several configurations. These are controlled when the peripheral is instanced in the platform by setting parameters defined on the peripheral.

#### 9.2 Net Ports

Peripherals may be connected to other peripherals or processors with signal wires (nets). These can be used to act as interrupt signals or used to control behavior between peripherals.

The wires are created in the platform as nets and this net is connected into the peripheral using a net port.

#### 9.3 Bus master ports

A bus master port initiates (and controls the address of) a bus cycle. Bus cycles are generated by behavioral code within the peripheral model.

## 9.4 Bus slave ports

A peripheral can be defined as having several bus slave ports. The bus slave ports can be split into several address blocks. Each address block be either local memory or memory mapped registers. Both of these can have associated callback functions. A memory mapped register can also be defined as specific read/write access, whether it is volatile, and also whether it is associated with a reset pin and mask. A memory mapped register can also have specific bit fields defined.

#### 9.5 Packetnets

A peripheral can be defined as being connected to packetnet ports. A packetnet is used to model packet based communication such as Ethernet, CAN bus or GSM. A packetnet is created in a platform, then connected to packetnet ports on model instances. A packetnet can have many connections, each able to send or receive packets. A packetnet is used as an efficient method of communication within OVP models.

For more information on modeling with packetnets, please see the peripheral modeling documentation: OVP\_Peripheral\_Modeling\_Guide.pdf, OVPsim\_and\_CpuManager\_User\_Guide.pdf and the example: \$IMPERAS\_HOME/Examples/Models/Peripherals/packetnet.

# 10.0 More information (documentation) on peripheral models and modeling

More information on modeling and APIs can be found at: <a href="https://overld.org/technology\_apis">OVPworld.org/technology\_apis</a>.

Specifics on modeling peripherals can be found: <u>OVP_Peripheral_Modeling_Guide.pdf</u> .				
A full list of the currently available OVP documentation is available: <a href="https://overld.org/documentation">OVPworld.org/documentation</a> #				