

OVP Guide to Using Processor Models

Model specific information for MIPS_M14KcFMM

Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com



Author	Imperas Software Limited
Version	20211118.0
Filename	OVP_Model_Specific_Information_mips32_r1r5_M14KcFMM.pdf
Created	31 December 2021
Status	OVP Standard Release

Copyright Notice

Copyright (c) 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Contents

1	Overview	1
	1.1 Description	1
	1.2 Licensing	1
	1.3 Limitations	1
	1.4 Verification	2
	1.5 Features	2
2	Configuration	3
	2.1 Location	3
	2.2 GDB Path	3
	2.3 Semi-Host Library	3
	2.4 Processor Endian-ness	3
	2.5 QuantumLeap Support	3
	2.6 Processor ELF code	3
3	All Variants in this model	4
4	Bus Master Ports	6
5	Bus Slave Ports	7
6	Net Ports	8
7	FIFO Ports	9
8	Formal Parameters	10
O	8.1 Parameter values	13
	on random varies	10
9	Execution Modes	17
10	Exceptions	18
11	Hierarchy of the model	19
	11.1 Level 1: CPU	19
12	Model Commands	20
	12.1 Level 1: CPU	20
	12.1.1 isync	20
	19.1.9 itmass	20

Imperas OVP Fast Processor Model Documentation for MIPS_M14KcFMM

12.1.3 mipsCOPO		21
12.1.4 mipsCacheDisable		
12.1.4.1 Argument description		
12.1.5 mipsCacheEnable		
12.1.6 mipsCacheRatio		21
12.1.7 mipsCacheReport		21
12.1.7.1 Argument description		21
12.1.8 mipsCacheReset		21
12.1.8.1 Argument description		21
12.1.9 mipsCacheTrace		21
$12.1.10\mathrm{mipsDebugFlags}$		22
$12.1.11\mathrm{mipsReadRegister}$		22
$12.1.12\mathrm{mipsWriteRegister}$		22
13 Registers	2	23
13.1 Level 1: CPU		23
13.1.1 Core		23
13.1.2 DSP		24
13.1.3 COP0		24
13.1 / Integration support	6	25

Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

1.1 Description

MIPS32 Configurable Processor Model

1.2 Licensing

Usage of binary model under license governing simulator usage. Source of model available under Imperas Software License Agreement.

1.3 Limitations

If this model is not part of your installation, then it is available for download from www.OVPworld.org/ip-vendor-mips.

1.4 Verification

Models have been validated correct as part of the MIPS Verified program and run through the MIPS AVP test programs

1.5 Features

Both MIPS32 and microMIPS32 Instruction sets implemented

MMU Type: Fixed Mapping

L1 I and D cache model in either full or tag-only mode implemented (disabled by default)

Vectored interrupts implemented

MCU ASE implemented

Configuration

2.1 Location

This model's VLNV is mips.ovpworld.org/processor/mips32_r1r5/1.0.

The model source is usually at:

\$IMPERAS_HOME/ImperasLib/source/mips.ovpworld.org/processor/mips32_r1r5/1.0

The model binary is usually at:

\$IMPERAS_HOME/lib/\$IMPERAS_ARCH/ImperasLib/mips.ovpworld.org/processor/mips32_r1r5/1.0

2.2 GDB Path

The default GDB for this model is: \$IMPERAS_HOME/lib/\$IMPERAS_ARCH/gdb/mips-sde-elf-gdb.

2.3 Semi-Host Library

The default semi-host library file is mips.ovpworld.org/semihosting/mips32Newlib/1.0

2.4 Processor Endian-ness

This model can be set to either endian-ness (normally by a pin, or the ELF code).

2.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

2.6 Processor ELF code

The ELF code supported by this model is: 0x8.

All Variants in this model

This model has these variants

Variant	Description
ISA	
M14K	
M14KcTLB	
M14KcFMM	(described in this document)
4KEc	
4KEm	
4KEp	
M4K	
4Kc	
4Km	
4Kp	
24Kc	
24Kf	
24KEc	
24KEf	
34Kc	
34Kf	
34Kn	
74Kc	
74Kf	
1004Kc	
1004Kf	
1074Kc	
1074Kf	
microAptivC	
microAptivP	
microAptivCF	
interAptiv	
interAptivUP	
proAptiv	

Table 3.1: All Variants in this model

Bus Master Ports

This model has these bus master ports.

Name	min	max	Connect?	Description
INSTRUCTION	TRUCTION 12 36 mandatory		mandatory	
DATA	12	36	optional	

Table 4.1: Bus Master Ports

Bus Slave Ports

This model has no bus slave ports.

Net Ports

This model has these net ports.

Name	Type	Connect?	Description
reset	input	optional	Core reset
dint	input	optional	Debug external interrupt
hwint0	input	optional	External interrupt
hwint1	input	optional	External interrupt
hwint2	input	optional	External interrupt
hwint3	input	optional	External interrupt
hwint4	input	optional	External interrupt
hwint5	input	optional	External interrupt
hwint6	input	optional	External interrupt
hwint7	input	optional	External interrupt
nmi	input	optional	Non-maskable external interrupt
vc_run	input	optional	Set to force stop of execution on processor
			VPE (simulation control only)

Table 6.1: Net Ports

FIFO Ports

This model has no FIFO ports.

Formal Parameters

Name	Type	Description	
variant Enumeration		Processor variant	
endian	Endian	Model endian	
cacheenable	Enumeration	Select cache model mode (default, tag or full)	
cachedebug	Uns32	Cache debug flags	
cacheextbiuinfo	Pointer	Pointer to platform-provided BIU cache info structure	
mipsHexFile	String	Load a MIPS hex file (test-mode)	
IMPERAS_MIPS_AVP_OPCODES	Boolean	Enable MIPS-specific magic Pass/Fail opcodes (specific for	
		AVP test termination)	
cacheIndexBypassTLB	Boolean	When set, cache index ops do not generate TLB exceptions	
MIPS_TRACE	Boolean	Enable MIPS-format trace output	
supervisorMode	Boolean	Override whether processor implements supervisor mode	
busErrors	Boolean	Override bus error exception behavior. When true, ac-	
		cesses of memory not defined by platform will cause bus	
		error exceptions	
fixedMMU	Boolean	Override the MMU type to fixed mapping when	
		true (sets Config.MT=3, Config.KU/K23=2 and Con-	
		fig1.MMUSizeM1=0)	
removeDSP	Boolean	Override the DSP-present configuration when true (sets	
		Config3.DSPP/DSP2P=0)	
removeCMP	Boolean	Override the CMP-Present configuration when true (sets	
		Config3.CMGCR and GCR_BASE to 0)	
removeFP	Boolean	Override the FP-Present configuration when true (sets	
		Config1.FP to 0)	
isISA	Boolean	Enable to specify ISA model (reset address from ELF, all	
		coprocessors enabled)	
hiddenTLBentries	Boolean	Deprecated - Instead set config1MMUSizeM1 to maximum	
		value to improve performance	
ITCNumEntries	Uns32	Specify number of ITC cells present (MT cores only)	
ITCNumFIFO	Uns32	Specify number of ITC FIFO cells in reference ITC imple-	
		mentation (MT cores only)	
MTFPU	Uns32	Enable multi-threaded FPU (1:old mttc1 behavior, 2:new	
		mttc1 behavior)	
supportDenormals	Boolean	Enable to specify that the FPU supports denormal	
TYPE TO	***	operands and results	
VPE0MaxTC	Uns32	Specifies the maximum TCs initially on VPE0	
mpuRegions	Uns32	Number of regions for memory protection unit	
mpuType	Uns32	Type of MPU implementation	
mpuEnable	Boolean	Enable MPU2 segment control at reset	
mpuSegment0	Uns32	Attributes for segment 0 in MPU2 SegmentControl_0 reg-	
		ister	

	Uns32	Attributes for segment 1 in MPU2 SegmentControl_0 reg-
mpuSegment1		ister
mpuSegment2	Uns32	Attributes for segment 2 in MPU2 SegmentControl_0 register
mpuSegment3	Uns32	Attributes for segment 3 in MPU2 SegmentControl_0 register
mpuSegment4	Uns32	Attributes for segment 4 in MPU2 SegmentControl_1 register
mpuSegment5	Uns32	Attributes for segment 5 in MPU2 SegmentControl_1 register
mpuSegment6	Uns32	Attributes for segment 6 in MPU2 SegmentControl_1 register
mpuSegment7	Uns32	Attributes for segment 7 in MPU2 SegmentControl_1 register
mpuSegment8	Uns32	Attributes for segment 8 in MPU2 SegmentControl_2 register
mpuSegment9	Uns32	Attributes for segment 9 in MPU2 SegmentControl_2 register
mpuSegment10	Uns32	Attributes for segment 10 in MPU2 SegmentControl_2 register
mpuSegment11	Uns32	Attributes for segment 11 in MPU2 SegmentControl_2 register
mpuSegment12	Uns32	Attributes for segment 12 in MPU2 SegmentControl_3 register
mpuSegment13	Uns32	Attributes for segment 13 in MPU2 SegmentControl_3 register
mpuSegment14	Uns32	Attributes for segment 14 in MPU2 SegmentControl_3 register
mpuSegment15	Uns32	Attributes for segment 15 in MPU2 SegmentControl_3 register
mvpconf0vpe	Uns32	Override MVPConf0.PVPE
mvpconf0tc	Uns32	Override MVPConf0.PTC
mvpconf0pcp	Boolean	Override MVPConf0.PCP
mvpconf0tcp	Boolean	Override MVPConf0.TCP
hasFDC	Uns32	Specify the size of Fast Debug Channel register block
statusFR	Boolean	Override power on value in Status.FR (Floating point register mode)
configDSP	Boolean	Override Config.DSP (data scratchpad RAM present)
configISP	Boolean	Override Config.ISP (instruction scratchpad RAM present)
configK0	Uns32	Override power on value of Config.K0 (set Kseg0 cacheability)
configKU	Uns32	Override power on value of Config.KU (set Useg cacheability)
configK23	Uns32	Override power on value of Config.K23 (set Kseg23 cacheability)
configMDU	Boolean	Override Config.MDU (iterative multiply/divide unit)
configMM	Boolean	Override Config.MM (merging mode for write)
configMT	Uns32	Override Config.MT
configSB	Boolean	Override Config.SB (simple bus transfers only)
MIPS16eASE	Boolean	Override Config1.CA (enables the MIPS16e ASE)
config1DA	Uns32	Override Config1.DA (Deache associativity)
config1DL	Uns32	Override Config1.DL (Deache line size)
	Uns32	Override Config1.DS (Deache sets per way)
CONTIGILIS		
config1DS config1EP	Boolean	Override Config1.EP (EJTag present)

config1IL	Uns32	Override Config1.IL (Icache line size)
config1IS	Uns32	Override Config1.IS (Icache sets per way)
config1MMUSizeM1	Uns32	Override Config1.MMUSizeM1 (number of MMU entries-
-		1)
config1WR	Boolean	Override Config1.WR (watchpoint registers present)
config1FP	Boolean	Override Config1.FP (FPU present)
config3BI	Boolean	Override Config3.BI
config3BP	Boolean	Override Config3.BP
config3CDMM	Boolean	Override Config3.CDMM
config3CTXTC	Boolean	Override Config3.CTXTC
config3DSPP	Boolean	Override Config3.DSPP
config3DSP2P	Boolean	Override Config3.DSP2P
config3IPLW	Uns32	Override Config3.IPLW
config3ISA	Uns32	Override Config3.ISA
config3ISAOnExc	Boolean	Override Config3.ISAOnExc
config3ITL	Boolean	Override Config3.ITL
config3MCU	Boolean	Override Config3.MCU
config3MMAR	Uns32	Override Config3.MMAR
config3RXI	Boolean	Override Config3.RXI
config3SC	Boolean	Override Config3.SC
config3ULRI	Boolean	Override Config3.ULRI
externalinterrupt	Boolean	Override Config3.VEIC (enables the use of an external in-
externamierrapt	Boolean	terrupt controller)
vectoredinterrupt	Boolean	Override Config3.VInt (enables vectored interrupts)
config3VZ	Boolean	Override Config3.VZ
config4AE	Boolean	Override Config4.AE
config4IE	Uns32	Override Config4.IE Override Config4.IE
config4MMUConfig	Uns32	Override Config 4.MMUConfig field (interpretation de-
coming invitate coming	0.11502	pends on MMUExtDef value)
config4MMUExtDef	Uns32	Override Config4.MMUExtDef
config4VTLBSizeExt	Uns32	Override Config4.VTLBSizeExt
config5EVA	Boolean	Override Config5.EVA
config5NFExists	Boolean	Override Config5.NFExists
config5MSAEn	Boolean	Override Config5.MSAEn
config6FTLBEn	Boolean	Override power on value of Config6.FTLBEn
config7AR	Boolean	Override Config7.AR (Alias removed Data cache)
config7DCIDX_MODE	Uns32	Override Config7.DCIDX_MODE
config7HCI	Boolean	Override Config7.HCI (Hardware Cache Initialization)
config7IAR	Boolean	Override Config7.IAR (Alias removed Instruction cache)
config7WII	Boolean	Override Config7.WII (wait IE/IXMT ignore)
fcsrABS2008	Boolean	Override FCSR.ABS2008 (ABS/NEG compliant with
105111252000	Boolean	IEEE 754-2008)
fcsrNAN2008	Boolean	Override FCSR.NAN2008 (QNaN/SNaN encodings match
	20010411	IEEE 754-2008 recommendation)
firPS	Boolean	Override FIR.PS (PS floating point type implemented)
firHas2008	Boolean	Override FIR.Has2008 (one or more IEEE 754-2008 fea-
	20010411	tures present)
intctlIPFDC	Uns32	Override IntCtl.IPFDC
intctllPTI	Uns32	Override IntCtl.IPTI
pridRevision	Uns32	Override PRId.Revision
srsctlHSS	Uns32	Override SRSCtl.HSS (number of shadow register sets)
ExceptionBase	Uns32	
		GCR_Cx_RESET_BASE on CMP processors)
UseExceptionBase	Boolean	Set to one to use ExceptionBase[29:12] as the correspond-
		ing BEV address bits

firstBEVExceptionBaseMaskBit	Uns32	Specify LSB position of GCR_Cx_RESET_EXT_BASE. BEVExceptionBaseMask field. Only used when SegCtl present
EVAReset	Boolean	Set to one to reset into non-legacy address map and BEV location. Only used when non-CMP and SegCtl present
ExceptionBaseMask	Uns32	Specify the ExceptionBaseMask value used for bits [27:firstBEVExceptionBaseMaskBit]. Only used when non-CMP and SegCtl present
ExceptionBasePA	Uns32	Bits [35:29] of the physical address for the BEV overlays. Only used when non-CMP and SegCtl present
EIC_OPTION	Uns32	Override the external interrupt controller EIC_OPTION
ISPRAM_SIZE	Uns32	Encoded size of the ISPRAM region (log2(<ispram bytes="" in="" size="">) - 11)</ispram>
ISPRAM_BASE	Uns64	Starting physical address of the ISPRAM region
ISPRAM_ENABLE	Boolean	Set the enable bit of the ISPRAM region's tag (used to enable the ISPRAM region prior to reset)
ISPRAM_FILE	String	Load a MIPS hex file into the ISPRAM region prior to reset
DSPRAM_SIZE	Uns32	Encoded size of the DSPRAM region (log2(<dspram bytes="" in="" size="">) - 11)</dspram>
DSPRAM_BASE	Uns64	Starting physical address of the DSPRAM region
DSPRAM_ENABLE	Boolean	Set the enable bit of the DSPRAM region's tag (used to enable the DSPRAM region prior to reset)

Table 8.1: Parameters that can be set in: CPU

8.1 Parameter values

These are the current parameter values.

Name	Value
(Others)	
variant	M14KcFMM
endian	none
cacheenable	default
cachedebug	0
cacheextbiuinfo	0x0
mipsHexFile	
IMPERAS_MIPS_AVP_OPCODES	F
cacheIndexBypassTLB	F
MIPS_TRACE	F
supervisorMode	F
busErrors	T
fixedMMU	F
removeDSP	F
removeCMP	F
removeFP	F
isISA	F
hiddenTLBentries	F
ITCNumEntries	0
ITCNumFIFO	0

MTFPU	0
supportDenormals	F
VPE0MaxTC	0
mpuRegions	0
mpuType	0
mpuEnable	F
mpuSegment0	0
mpuSegment1	0
mpuSegment2	0
mpuSegment3	0
mpuSegment4	0
mpuSegment5	0
mpuSegment6	0
mpuSegment7	0
mpuSegment8	0
mpuSegment9	0
mpuSegment10	0
mpuSegment11	0
mpuSegment12	0
mpuSegment13	0
mpuSegment14	0
mpuSegment15	0
mvpconf0vpe	0
mvpconf0tc	0
mvpconf0pcp	F
mvpconf0tcp	F
hasFDC	0
statusFR	F
configDSP	F
configISP	F
configK0	0
configKU	0
configK23	0
configMDU	F
configMM	F
configMT	0
configSB	F
MIPS16eASE	F
config1DA	0
config1DL	0
config1DS	0
config1EP	F
config1IA	0
config1IL	0
config1IS	0

config1MMUSizeM1	0
config1WR	F
config1FP	F
config3BI	F
config3BP	F
config3CDMM	F
config3CTXTC	F
config3DSPP	F
config3DSP2P	F
config3IPLW	0
config3ISA	0
config3ISAOnExc	F
config3ITL	F
config3MCU	F
config3MMAR	0
config3RXI	F
config3SC	F
config3ULRI	F
externalinterrupt	F
vectoredinterrupt	F
config3VZ	F
config4AE	F
config4IE	0
config4MMUConfig	0
config4MMUExtDef	0
config4VTLBSizeExt	0
config5EVA	F
config5NFExists	F
config5MSAEn	F
config6FTLBEn	F
config7AR	F
config7DCIDX_MODE	0
config7HCI	F
config7IAR	F
config7WII	F
fcsrABS2008	F
fcsrNAN2008	F
firPS	F
firHas2008	F
intctlIPFDC	0
intctlIPTI	0
pridRevision	0
srsctlHSS	0
ExceptionBase	0
UseExceptionBase	F

firstBEVExceptionBaseMaskBit	20
EVAReset	F
ExceptionBaseMask	0
ExceptionBasePA	0
EIC_OPTION	2
ISPRAM_SIZE	0
ISPRAM_BASE	0
ISPRAM_ENABLE	F
ISPRAM_FILE	
DSPRAM_SIZE	0
DSPRAM_BASE	0
DSPRAM_ENABLE	F

Table 8.2: Parameter values

Execution Modes

Mode	Code
KERNEL	0
DEBUG	1
SUPERVISOR	2
USER	3

Table 9.1: Modes implemented in: CPU

Exceptions

Exception	Code
Int	0
Mod	1
TLBL	2
TLBS	3
AdEL	4
AdES	5
IBE	6
DBE	7
Sys	8
Вр	9
RI	10
CpU	11
Ov	12
Tr	13
FPE	15
Impl1	16
Impl2	17
C2E	18
TLBRI	19
TLBXI	20
MDMX	22
WATCH	23
MCheck	24
Thread	25
DSPDis	26
Prot	29
CacheErr	30

Table 10.1: Exceptions implemented in: CPU

Hierarchy of the model

A CPU core may be configured to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy. Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

11.1 Level 1: CPU

This level in the model hierarchy has 12 commands. This level in the model hierarchy has 4 register groups:

Group name	Registers
Core	33
DSP	9
COP0	38
Integration_support	1

Table 11.1: Register groups

This level in the model hierarchy has no children.

Model Commands

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

12.1 Level 1: CPU

12.1.1 isync

specify instruction address range for synchronous execution

Argument	Type	Description
-addresshi	Uns64	end address of synchronous execution range
-addresslo	Uns64	start address of synchronous execution range

Table 12.1: isync command arguments

12.1.2 itrace

enable or disable instruction tracing

Argument	Type	Description
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing
-instructioncount	Boolean	include the instruction number in each trace
-memory	String	show memory accesses by this instruction. Ar-
		gument can be any combination of X (execute),
		L (load or store access) and S (system)
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-processorname	Boolean	Include processor name in all trace lines
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 12.2: itrace command arguments

12.1.3 mipsCOP0

query a COP0 register value using <register><select>

Argument	Type	Description
-register	Uns32	specify the COP0 register number
-select	Uns32	specify the COP0 register select

Table 12.3: mipsCOP0 command arguments

12.1.4 mipsCacheDisable

12.1.4.1 Argument description

Disables tag or full cache model

12.1.5 mipsCacheEnable

enable tag or full cache model

Argument	Type	Description
-debug	Uns32	set cache model debug flags
-full	Boolean	enable full cache model
-tag	Boolean	enable cache tag line only model

Table 12.4: mipsCacheEnable command arguments

12.1.6 mipsCacheRatio

Report current hit ratio for selected cache

Argument	Type	Description
-dcache	Boolean	report hit ratio for dcache
-icache	Boolean	report hit ratio for icache

Table 12.5: mipsCacheRatio command arguments

12.1.7 mipsCacheReport

12.1.7.1 Argument description

Report current cache statistics

12.1.8 mipsCacheReset

12.1.8.1 Argument description

reset the cache model

12.1.9 mipsCacheTrace

Control the tracing of cache accesses

Argument	Type	Description
-noartifact	Boolean	filter artifact accesses
-nocached	Boolean	filter cached accesses
-nodcache	Boolean	filter dcache accesses
-noicache	Boolean	filter icache accesses
-notrue	Boolean	filter true accesses
-nouncached	Boolean	filter uncached accesses
-off	Boolean	turn off the cache tracing
-on	Boolean	turn on the cache tracing

Table 12.6: mipsCacheTrace command arguments

12.1.10 mipsDebugFlags

Set the processor model debug flags to <value>

Argument	Type	Description
-value	Uns32	specify model debug flags

Table 12.7: mipsDebugFlags command arguments

12.1.11 mipsReadRegister

Read a processor register using <resource><offset>

Argument	Type	Description
-offset	Uns32	the processor register offset
-resource	Uns32	the processor register resource number

Table 12.8: mipsReadRegister command arguments

12.1.12 mipsWriteRegister

Write to a processor register using <resource><offset><value>

Argument	Type	Description
-offset	Uns32	the register offset number
-resource	Uns32	the register resource number
-value	Uns64	the register value to be written

Table 12.9: mipsWriteRegister command arguments

Registers

13.1 Level 1: CPU

13.1.1 Core

Registers at level:1, type:CPU group:Core

Name	Bits	Initial-Hex	RW	Description
zero	32	0	r-	constant zero
at	32	0	rw	
v0	32	0	rw	
v1	32	0	rw	
a0	32	0	rw	
a1	32	0	rw	
a2	32	0	rw	
a3	32	0	rw	
t0	32	0	rw	
t1	32	0	rw	
t2	32	0	rw	
t3	32	0	rw	
t4	32	0	rw	
t5	32	0	rw	
t6	32	0	rw	
t7	32	0	rw	
s0	32	0	rw	
s1	32	0	rw	
s2	32	0	rw	
s3	32	0	rw	
s4	32	0	rw	
s5	32	0	rw	
s6	32	0	rw	
s7	32	0	rw	
t8	32	0	rw	
t9	32	0	rw	
k0	32	0	rw	
k1	32	0	rw	
gp	32	0	rw	
sp s8	32	0	rw	stack pointer
s8	32	0	rw	frame pointer
ra	32	0	rw	
pc	32	bfc00000	rw	program counter

Table 13.1: Registers at level 1, type:CPU group:Core

13.1.2 DSP

Registers at level:1, type:CPU group:DSP

Name	Bits	Initial-Hex	RW	Description
lo	32	0	rw	
hi	32	0	rw	
lo1	32	0	rw	
hi1	32	0	rw	
lo2	32	0	rw	
hi2	32	0	rw	
lo3	32	0	rw	
hi3	32	0	rw	
dspctl	32	0	rw	DSP control

Table 13.2: Registers at level 1, type:CPU group:DSP

13.1.3 COP0

Registers at level:1, type:CPU group:COP0

Name	Bits	Initial-Hex	RW	Description
sr	32	400004	rw	CP0 register 12/0 (status)
bad	32	0	rw	CP0 register 8/0 (badvaaddr)
cause	32	0	rw	CP0 register 13/0 (cause)
hwrena	32	0	rw	CP0 register 7/0
badvaddr	32	0	rw	CP0 register 8/0
count	32	0	rw	CP0 register 9/0
compare	32	0	rw	CP0 register 11/0
status	32	400004	rw	CP0 register 12/0
intctl	32	e0000000	rw	CP0 register 12/1
srsctl	32	0	rw	CP0 register 12/2
srsmap	32	0	rw	CP0 register 12/3
viewipl	32	0	rw	CP0 register 12/4
srsmap2	32	0	rw	CP0 register 12/5
viewripl	32	0	rw	CP0 register 13/4
epc	32	0	rw	CP0 register 14/0
prid	32	19c00	rw	CP0 register 15/0
ebase	32	80000000	rw	CP0 register 15/1
config	32	a4008582	rw	CP0 register 16/0
config1	32	80994c82	rw	CP0 register 16/1
config2	32	80000000	rw	CP0 register 16/2
config3	32	228020	rw	CP0 register 16/3
config7	32	0	rw	CP0 register 16/7
lladdr	32	0	rw	CP0 register 17/0
debug	32	2010000	rw	CP0 register 23/0
depc	32	0	rw	CP0 register 24/0
errctl	32	0	rw	CP0 register 26/0
itaglo	32	0	rw	CP0 register 28/0
idatalo	32	0	rw	CP0 register 28/1
dtaglo	32	0	rw	CP0 register 28/2
ddatalo	32	0	rw	CP0 register 28/3

l23taglo	32	0	rw	CP0 register 28/4
l23datalo	32	0	rw	CP0 register 28/5
itaghi	32	0	rw	CP0 register 29/0
idatahi	32	0	rw	CP0 register 29/1
dtaghi	32	0	rw	CP0 register 29/2
l23datahi	32	0	rw	CP0 register 29/5
errorepc	32	0	rw	CP0 register 30/0
desave	32	0	rw	CP0 register 31/0

Table 13.3: Registers at level 1, type:CPU group:COP0

13.1.4 Integration_support

Registers at level:1, type:CPU group:Integration_support

Name	Bits	Initial-Hex	RW	Description
stop	32	0	rw	write with non-zero to stop processor

Table 13.4: Registers at level 1, type:CPU group:Integration_support