

# Imperas Guide to using Virtual Platforms

# Platform / Module Specific Information for xilinx.ovpworld.org / XilinxML505

# Imperas Software Limited

Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com.



Author	Imperas Software Limited
Version	20211118.0
Filename	Imperas_Platform_User_Guide_XilinxML505.pdf
Created	31 December 2021
Status	OVP Standard Release

## **Copyright Notice**

Copyright 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

## Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

C-----i-l-(-) 2021 I------ C-G------ I i---i-- I

## **Table Of Contents**

1.0 Platform / Module: XilinxML505	. 5
1.1 Virtual Platform / Module Type	. 5
1.2 Description	. 5
1.3 Licensing	. 5
1.4 Limitations	. 5
1.5 Reference	. 5
1.6 Location	. 5
2.0 Processor [xilinx.ovpworld.org/processor/microblaze/1.0] instance: microblaze_0	. 5
2.1 Instance Parameters	
2.2 Memory Map for processor 'microblaze_0' bus: 'bus1'	. 6
2.3 Net Connections to processor: 'microblaze_0'	. 6
3.0 Peripheral Instances	
3.1 Peripheral [xilinx.ovpworld.org/peripheral/xps-gpio/1.0] instance: LEDs_8Bit	
3.2 Peripheral [xilinx.ovpworld.org/peripheral/xps-iic/1.0] instance: IIC_EEPROM	
3.3 Peripheral [xilinx.ovpworld.org/peripheral/xps-intc/1.0] instance: xps_intc_0	
3.4 Peripheral [xilinx.ovpworld.org/peripheral/xps-ll-temac/1.0] instance: Hard_Ethernet_MAC	
3.5 Peripheral [xilinx.ovpworld.org/peripheral/xps-sysace/1.0] instance: SysACE_CompactFlash	
3.6 Peripheral [xilinx.ovpworld.org/peripheral/xps-timer/1.0] instance: xps_timer_1	
3.7 Peripheral [xilinx.ovpworld.org/peripheral/xps-uartlite/1.0] instance: RS232_Uart_1	
3.8 Peripheral [xilinx.ovpworld.org/peripheral/mdm/1.0] instance: debug_module	
3.9 Peripheral [xilinx.ovpworld.org/peripheral/mpmc/1.0] instance: mpmc	
3.10 Peripheral [xilinx.ovpworld.org/peripheral/xps-mch-emc/1.0] instance: mb_plb	10
4.0 Overview of Imperas OVP Virtual Platforms	
5.0 Getting Started with Imperas OVP Virtual Platforms	12
6.0 Simulating Software	12
6.1 Getting a license key to run	
6.2 Normal runs	12
6.3 Loading Software	
6.4 Semihosting	
6.5 Using a terminal (UART)	13
6.6 Interacting with the simulation (keyboard and mouse)	13
6.7 More Information (Documentation) on Simulation	13
7.0 Debugging Software running on an Imperas OVP Virtual Platform	13
7.1 Debugging with GDB	13
7.2 Debugging with Imperas M*DBG	14
7.3 Debugging with the Imperas eGui and GDB	14
7.4 Debugging with the Imperas eGui and M*DBG	14
7.5 Debugging with Imperas eGui and Eclipse	14
7.6 Debugging applications running under a simulated operating system	15

# Imperas Virtual Platform Documentation for XilinxML505

8.0 Modifying the Platform / Module	15
8.1 Platforms / Modules use C/C++ and OVP APIs	15
8.2 Platforms/Modules/Peripherals can be easily built with iGen from Imperas	15
8.3 Re-configuring the platform	15
8.4 Replacing peripherals components	16
8.5 Adding new peripherals components	16
0 A Availabla Virtual Platforms	15

#### 1.0 Platform / Module: XilinxML505

This document provides the details of the usage of an Imperas OVP Virtual Platform / Module. The first half of the document covers specifics of this particular component. For more information about Imperas OVP virtual platforms, how they are built and used, please see the later sections in this document.

#### 1.1 Virtual Platform / Module Type

Hardware described using OVP can either be a platform, module, processor, or peripheral.

This hardware component is described as being a module. A module is a component that is used in other modules, platforms, or test harnesses. It is normally used to encapsulate a layer in a hierarchical system.

#### 1.2 Description

Xilinx ML505 Reference Platform

#### 1.3 Licensing

Open Source Apache 2.0

#### 1.4 Limitations

This platform provides a subset of the full platform functionality. It is provided to boot the Linux operating system.

Other software may be used but the operation cannot be guaranteed.

Platform capable of booting linux

#### 1.5 Reference

UG347 (v3.1.2) May 16, 2011

#### 1.6 Location

The XilinxML505 virtual platform / module is located in an Imperas/OVP installation at the VLNV: xilinx.ovpworld.org / module / XilinxML505 / 1.0.

## 2.0 Processor [xilinx.ovpworld.org/processor/microblaze/1.0] instance: microblaze\_0

#### 2.1 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'microblaze\_0' it has been instanced with the following parameters:

Table 1. Processor Instance 'microblaze 0' Parameters (Configurations)

	_ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
Parameter	Value	Description
endian	big	Select processor endian (big or little)
simulateexceptions	1	Causes the processor simulate exceptions instead of halting
mips	125	The nominal MIPS for the processor

Copyright (c) 2021 Imperas Software Limited

www.imperas.com

OVP License. Release 20211118.0

Table 2. Processor Instance 'microblaze\_0' Parameters (Attributes)

C_MMU_ITLB_SIZE         2         uns32           C_MMU_DTLB_SIZE         4         uns32           C_MMU_TLB_ACCESS         3         uns32           C_MMU_ZONES         16         uns32           C_USE_EXTENDED_FSL_INSTR         1         bool           C_FSL_EXCEPTION         1         bool           C_USE_HW_MUL         2         uns32           C_PVR         2         uns32           C_OPCODE_0x0_ILLEGAL         1         bool           C_USE_HW_MUL         1         bool           C_PVR         2         uns32           C_OPCODE_0x0_ILLEGAL         1         bool           C_USE_CEPTION         1         bool           C_UNALIGNED_EXCEPTIONS         1         bool           C_IILL_OPCODE_EXCEPTION         1         bool           C_INE_CENCENCET         1         uns32           C_USE_BARREL         1         bool           C_USE_BARREL         1         bool           C_USE_DIV         1         bool           C_ISE_LINKS         4         uns32           C_DEBUG_ENABLED         1         bool           C_USE_FPU         2         Uns32 <t< th=""><th>Parameter Name</th><th>Value</th><th>Туре</th></t<>	Parameter Name	Value	Туре
C_MMU_DTLB_SIZE         4         uns32           C_MMU_TLB_ACCESS         3         uns32           C_MMU_ZONES         16         uns32           C_USE_EXTENDED_FSL_INSTR         1         bool           C_FSL_EXCEPTION         1         bool           C_USE_HW_MUL         2         uns32           C_PVR         2         uns32           C_PVR         2         uns32           C_OPCODE_0x0_ILLEGAL         1         bool           C_UPC_EXCEPTION         1         bool           C_UNALIGNED_EXCEPTIONS         1         bool           C_UILL_OPCODE_EXCEPTION         1         bool           C_DIV_ZERO_EXCEPTION         1         bool           C_INTERCONNECT         1         uns32           C_USE_BARREL         1         bool           C_USE_DIV         1         bool           C_FSL_LINKS         4         uns32           C_DEBUG_ENABLED         1         bool           C_ILMB         1         bool           C_USE_FPU         2         Uns32           C_USE_FPU         2         Uns32           C_USE_PCMP_INSTR         1         bool	C_USE_MMU	3	uns32
C_MMU_TLB_ACCESS         3         uns32           C_MMU_ZONES         16         uns32           C_USE_EXTENDED_FSL_INSTR         1         bool           C_FSL_EXCEPTION         1         bool           C_USE_HW_MUL         2         uns32           C_PVR         2         uns32           C_OPCODE_0SO_ILLEGAL         1         bool           C_FPU_EXCEPTION         1         bool           C_UNALIGNED_EXCEPTIONS         1         bool           C_ILL_OPCODE_EXCEPTION         1         bool           C_DIV_ZERO_EXCEPTION         1         bool           C_DIV_ZERO_EXCEPTION         1         uns32           C_USE_DEXCEPTION         1         bool           C_USE_BARREL         1         bool           C_USE_BARREL         1         bool           C_USE_DIV         1         bool           C_FSL_LINKS         4         uns32           C_DEBUG_ENABLED         1         bool           C_LLMB         1         bool           C_USE_FPU         2         Uns32           C_USE_PCMP_INSTR         1         bool	C_MMU_ITLB_SIZE	2	uns32
C_MMU_ZONES         16         uns32           C_USE_EXTENDED_FSL_INSTR         1         bool           C_FSL_EXCEPTION         1         bool           C_USE_HW_MUL         2         uns32           C_PVR         2         uns32           C_OPCODE_0x0_ILLEGAL         1         bool           C_FPU_EXCEPTION         1         bool           C_UNALIGNED_EXCEPTIONS         1         bool           C_ILL_OPCODE_EXCEPTION         1         bool           C_DIV_ZERO_EXCEPTION         1         bool           C_INTERCONNECT         1         uns32           C_USE_BARREL         1         bool           C_USE_BARREL         1         bool           C_USE_DIV         1         bool           C_FSL_LINKS         4         uns32           C_DEBUG_ENABLED         1         bool           C_ILMB         1         bool           C_USE_FPU         2         Uns32           C_USE_FPU         2         Uns32           C_USE_PCMP_INSTR         1         bool	C_MMU_DTLB_SIZE	4	uns32
C_USE_EXTENDED_FSL_INSTR         1         bool           C_FSL_EXCEPTION         1         bool           C_USE_HW_MUL         2         uns32           C_PVR         2         uns32           C_OPCODE_0x0_ILLEGAL         1         bool           C_FPU_EXCEPTION         1         bool           C_UNALIGNED_EXCEPTIONS         1         bool           C_UNALIGNED_EXCEPTION         1         bool           C_DIV_ZERO_EXCEPTION         1         bool           C_INTERCONNECT         1         uns32           C_USE_BARREL         1         bool           C_USE_DIV         1         bool           C_FSL_LINKS         4         uns32           C_DEBUG_ENABLED         1         bool           C_ILMB         1         bool           C_D_LMB         1         bool           C_USE_FPU         2         Uns32           C_USE_MSR_INSTR         1         bool           C_USE_PCMP_INSTR         1         bool	C_MMU_TLB_ACCESS	3	uns32
C_FSL_EXCEPTION         1         bool           C_USE_HW_MUL         2         uns32           C_PVR         2         uns32           C_OPCODE_0x0_ILLEGAL         1         bool           C_FPU_EXCEPTION         1         bool           C_UNALIGNED_EXCEPTIONS         1         bool           C_ILL_OPCODE_EXCEPTION         1         bool           C_DIV_ZERO_EXCEPTION         1         bool           C_INTERCONNECT         1         uns32           C_USE_BARREL         1         bool           C_USE_DIV         1         bool           C_FSL_LINKS         4         uns32           C_DEBUG_ENABLED         1         bool           C_JLMB         1         bool           C_DLMB         1         bool           C_USE_FPU         2         Uns32           C_USE_MSR_INSTR         1         bool           C_USE_PCMP_INSTR         1         bool	C_MMU_ZONES	16	uns32
C_USE_HW_MUL         2         uns32           C_PVR         2         uns32           C_OPCODE_0x0_ILLEGAL         1         bool           C_FPU_EXCEPTION         1         bool           C_UNALIGNED_EXCEPTIONS         1         bool           C_ILL_OPCODE_EXCEPTION         1         bool           C_DIV_ZERO_EXCEPTION         1         bool           C_INTERCONNECT         1         uns32           C_USE_BARREL         1         bool           C_USE_DIV         1         bool           C_FSL_LINKS         4         uns32           C_DEBUG_ENABLED         1         bool           C_LLMB         1         bool           C_DLMB         1         bool           C_USE_FPU         2         Uns32           C_USE_FPU         2         Uns32           C_USE_PCMP_INSTR         1         bool	C_USE_EXTENDED_FSL_INSTR	1	bool
C_PVR         2         uns32           C_OPCODE_0x0_ILLEGAL         1         bool           C_FPU_EXCEPTION         1         bool           C_UNALIGNED_EXCEPTIONS         1         bool           C_ILL_OPCODE_EXCEPTION         1         bool           C_DIV_ZERO_EXCEPTION         1         uns32           C_INTERCONNECT         1         uns32           C_USE_BARREL         1         bool           C_USE_DIV         1         bool           C_FSL_LINKS         4         uns32           C_DEBUG_ENABLED         1         bool           C_ILLMB         1         bool           C_D_LMB         1         bool           C_USE_FPU         2         Uns32           C_USE_FPU         2         Uns32           C_USE_MSR_INSTR         1         bool           C_USE_PCMP_INSTR         1         bool	C_FSL_EXCEPTION	1	bool
C_OPCODE_0x0_ILLEGAL         1         bool           C_FPU_EXCEPTION         1         bool           C_UNALIGNED_EXCEPTIONS         1         bool           C_ILL_OPCODE_EXCEPTION         1         bool           C_DIV_ZERO_EXCEPTION         1         bool           C_INTERCONNECT         1         uns32           C_USE_BARREL         1         bool           C_USE_DIV         1         bool           C_FSL_LINKS         4         uns32           C_DEBUG_ENABLED         1         bool           C_I_LIMB         1         bool           C_DLMB         1         bool           C_USE_FPU         2         Uns32           C_USE_MSR_INSTR         1         bool           C_USE_PCMP_INSTR         1         bool	C_USE_HW_MUL	2	uns32
C_FPU_EXCEPTION         1         bool           C_UNALIGNED_EXCEPTIONS         1         bool           C_ILL_OPCODE_EXCEPTION         1         bool           C_DIV_ZERO_EXCEPTION         1         uns32           C_INTERCONNECT         1         uns32           C_USE_BARREL         1         bool           C_USE_DIV         1         bool           C_FSL_LINKS         4         uns32           C_DEBUG_ENABLED         1         bool           C_ILMB         1         bool           C_DLMB         1         bool           C_USE_FPU         2         Uns32           C_USE_MSR_INSTR         1         bool           C_USE_PCMP_INSTR         1         bool	C_PVR	2	uns32
C_UNALIGNED_EXCEPTIONS         1         bool           C_ILL_OPCODE_EXCEPTION         1         bool           C_DIV_ZERO_EXCEPTION         1         bool           C_INTERCONNECT         1         uns32           C_USE_BARREL         1         bool           C_USE_DIV         1         bool           C_FSL_LINKS         4         uns32           C_DEBUG_ENABLED         1         bool           C_I_LMB         1         bool           C_D_LMB         1         bool           C_USE_FPU         2         Uns32           C_USE_MSR_INSTR         1         bool           C_USE_PCMP_INSTR         1         bool	C_OPCODE_0x0_ILLEGAL	1	bool
C_ILL_OPCODE_EXCEPTION         1         bool           C_DIV_ZERO_EXCEPTION         1         bool           C_INTERCONNECT         1         uns32           C_USE_BARREL         1         bool           C_USE_DIV         1         bool           C_FSL_LINKS         4         uns32           C_DEBUG_ENABLED         1         bool           C_I_LMB         1         bool           C_D_LMB         1         bool           C_USE_FPU         2         Uns32           C_USE_MSR_INSTR         1         bool           C_USE_PCMP_INSTR         1         bool	C_FPU_EXCEPTION	1	bool
C_DIV_ZERO_EXCEPTION         1         bool           C_INTERCONNECT         1         uns32           C_USE_BARREL         1         bool           C_USE_DIV         1         bool           C_FSL_LINKS         4         uns32           C_DEBUG_ENABLED         1         bool           C_I_LMB         1         bool           C_D_LMB         1         bool           C_USE_FPU         2         Uns32           C_USE_MSR_INSTR         1         bool           C_USE_PCMP_INSTR         1         bool	C_UNALIGNED_EXCEPTIONS	1	bool
C_INTERCONNECT         1         uns32           C_USE_BARREL         1         bool           C_USE_DIV         1         bool           C_FSL_LINKS         4         uns32           C_DEBUG_ENABLED         1         bool           C_I_LMB         1         bool           C_D_LMB         1         bool           C_USE_FPU         2         Uns32           C_USE_MSR_INSTR         1         bool           C_USE_PCMP_INSTR         1         bool	C_ILL_OPCODE_EXCEPTION	1	bool
C_USE_BARREL       1       bool         C_USE_DIV       1       bool         C_FSL_LINKS       4       uns32         C_DEBUG_ENABLED       1       bool         C_I_LMB       1       bool         C_D_LMB       1       bool         C_USE_FPU       2       Uns32         C_USE_MSR_INSTR       1       bool         C_USE_PCMP_INSTR       1       bool	C_DIV_ZERO_EXCEPTION	1	bool
C_USE_DIV       1       bool         C_FSL_LINKS       4       uns32         C_DEBUG_ENABLED       1       bool         C_I_LMB       1       bool         C_D_LMB       1       bool         C_USE_FPU       2       Uns32         C_USE_MSR_INSTR       1       bool         C_USE_PCMP_INSTR       1       bool	C_INTERCONNECT	1	uns32
C_FSL_LINKS       4       uns32         C_DEBUG_ENABLED       1       bool         C_I_LMB       1       bool         C_D_LMB       1       bool         C_USE_FPU       2       Uns32         C_USE_MSR_INSTR       1       bool         C_USE_PCMP_INSTR       1       bool	C_USE_BARREL	1	bool
C_DEBUG_ENABLED         1         bool           C_I_LMB         1         bool           C_D_LMB         1         bool           C_USE_FPU         2         Uns32           C_USE_MSR_INSTR         1         bool           C_USE_PCMP_INSTR         1         bool	C_USE_DIV	1	bool
C_I_LMB         1         bool           C_D_LMB         1         bool           C_USE_FPU         2         Uns32           C_USE_MSR_INSTR         1         bool           C_USE_PCMP_INSTR         1         bool	C_FSL_LINKS	4	uns32
C_D_LMB         1         bool           C_USE_FPU         2         Uns32           C_USE_MSR_INSTR         1         bool           C_USE_PCMP_INSTR         1         bool	C_DEBUG_ENABLED	1	bool
C_USE_FPU         2         Uns32           C_USE_MSR_INSTR         1         bool           C_USE_PCMP_INSTR         1         bool	C_I_LMB	1	bool
C_USE_MSR_INSTR	C_D_LMB	1	bool
C_USE_PCMP_INSTR 1 bool	C_USE_FPU	2	Uns32
	C_USE_MSR_INSTR	1	bool
C_FAMILY 12 uns32	C_USE_PCMP_INSTR	1	bool
	C_FAMILY	12	uns32

## 2.2 Memory Map for processor 'microblaze\_0' bus: 'bus1'

Processor instance 'microblaze\_0' is connected to bus 'bus1' using master port 'INSTRUCTION'. Processor instance 'microblaze\_0' is connected to bus 'bus1' using master port 'DATA'.

Table 3. Memory Map ('microblaze\_0' / 'bus1' [width: 32])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFFF	BOOTMEM	ram
0x81400000	0x8140FFFF	LEDs_8Bit	xps-gpio
0x81600000	0x8160FFFF	IIC_EEPROM	xps-iic
0x81800000	0x8180001F	xps_intc_0	xps-intc
0x81C00000	0x81C0003F	Hard_Ethernet_MAC	xps-ll-temac
0x83600000	0x8360FFFF	SysACE_CompactFlash	xps-sysace
0x83C00000	0x83C0001F	xps_timer_1	xps-timer
0x84000000	0x8400000F	RS232_Uart_1	xps-uartlite
0x84400000	0x8440FFFF	debug_module	mdm
0x84600180	0x846001FF	mpmc	mpmc
0x8FFFF000	0x8FFFFFFF	UNKNOWN_PERIPH	ram
0x90000000	0x9FFFFFF	DDR2_SDRAM	ram
0xA0000000	0xA1FFFFFF	mb_plb	xps-mch-emc

#### 2.3 Net Connections to processor: 'microblaze\_0'

Table 4. Processor Net Connections ('microblaze\_0')

Net Port	Net	Instance	Component
Interrupt	Interrupt_net	xps_intc_0	xps-intc

## 3.0 Peripheral Instances

## 3.1 Peripheral [xilinx.ovpworld.org/peripheral/xps-gpio/1.0] instance: LEDs\_8Bit

#### 3.1.1 Description

Microblaze General Purpose IO

#### 3.1.2 Licensing

Open Source Apache 2.0

#### 3.1.3 Limitations

This model implements the registers but has no functional behavior

#### 3.1.4 Reference

DS569 December 2, 2009 v2.00a

There are no configuration options set for this peripheral instance.

#### 3.2 Peripheral [xilinx.ovpworld.org/peripheral/xps-iic/1.0] instance: IIC\_EEPROM

#### 3.2.1 Description

Microblaze IIC Bus Interface

#### 3.2.2 Licensing

Open Source Apache 2.0

#### 3.2.3 Limitations

This model implements the registers but has no functional behavior

#### 3.2.4 Reference

DS606 June 22, 2011 v2.03a

There are no configuration options set for this peripheral instance.

#### 3.3 Peripheral [xilinx.ovpworld.org/peripheral/xps-intc/1.0] instance: xps\_intc\_0

#### 3.3.1 Description

Microblaze LogiCORE IP XPS Interrupt Controller

#### 3.3.2 Licensing

Open Source Apache 2.0

#### 3.3.3 Limitations

This model implements all of the required behavior sufficient to boot Linux

#### 3.3.4 Reference

DS572 April 19, 2010 v2.01a

There are no configuration options set for this peripheral instance.

#### 3.4 Peripheral [xilinx.ovpworld.org/peripheral/xps-ll-temac/1.0] instance: Hard\_Ethernet\_MAC

#### 3.4.1 Description

Microblaze LogiCORE IP XPS LL TEMAC Ethernet Core

#### 3.4.2 Licensing

Open Source Apache 2.0

#### 3.4.3 Limitations

This model implements the registers but has no functional behavior

#### 3.4.4 Reference

DS537 December 14, 2010 v2.03a

There are no configuration options set for this peripheral instance.

#### 3.5 Peripheral [xilinx.ovpworld.org/peripheral/xps-sysace/1.0] instance: SysACE\_CompactFlash

#### 3.5.1 Description

Microblaze LogiCORE SYSACE Interface Controller

#### 3.5.2 Licensing

Open Source Apache 2.0

#### 3.5.3 Limitations

This model implements the registers but has no functional behavior

#### 3.5.4 Reference

DS583 December 2, 2009 v1.01a

There are no configuration options set for this peripheral instance.

## 3.6 Peripheral [xilinx.ovpworld.org/peripheral/xps-timer/1.0] instance: xps\_timer\_1

#### 3.6.1 Description

Microblaze LogiCORE IP XPS Timer/Counter

#### 3.6.2 Licensing

Open Source Apache 2.0

#### 3.6.3 Limitations

Resolution of this timer is limited to the simulation time slice (aka quantum) size

#### 3.6.4 Reference

DS573 April 19, 2010 v1.02a

There are no configuration options set for this peripheral instance.

#### 3.7 Peripheral [xilinx.ovpworld.org/peripheral/xps-uartlite/1.0] instance: RS232\_Uart\_1

#### 3.7.1 Description

Xilinx Uart-Lite

#### 3.7.2 Limitations

Register Accurate & Functional Model

#### 3.7.3 Licensing

Open Source Apache 2.0

#### 3.7.4 Reference

DS573 Jun 22, 2011 v1.02.a

Table 5. Configuration options (attributes) set for instance 'RS232\_Uart\_1'

Attribute	Value	Туре	Expression
outfile	RS232_Uart_1.log	string	
finishOnDisconnect	1	bool	

## 3.8 Peripheral [xilinx.ovpworld.org/peripheral/mdm/1.0] instance: debug\_module

#### 3.8.1 Description

Microblaze Debug Module

Copyright (c) 2021 Imperas Software Limited OVP License. Release 20211118.0

#### 3.8.2 Licensing

Open Source Apache 2.0

#### 3.8.3 Limitations

This model implements the registers but has no functional behavior

#### 3.8.4 Reference

DS641 July 23, 2010 v2.00.a

There are no configuration options set for this peripheral instance.

#### 3.9 Peripheral [xilinx.ovpworld.org/peripheral/mpmc/1.0] instance: mpmc

#### 3.9.1 Description

Microblaze Multi-Port Memory Controller

#### 3.9.2 Licensing

Open Source Apache 2.0

#### 3.9.3 Limitations

This model implements the registers but has no functional behavior

#### 3.9.4 Reference

DS643 March 1, 2011 v6.03.a

There are no configuration options set for this peripheral instance.

#### 3.10 Peripheral [xilinx.ovpworld.org/peripheral/xps-mch-emc/1.0] instance: mb\_plb

#### 3.10.1 Description

Microblaze LogiCORE IP XPS MCH EMC Multi Channel External Memory Controller

#### 3.10.2 Licensing

Open Source Apache 2.0

#### 3.10.3 Limitations

This model implements the registers but has no functional behavior

#### 3.10.4 Reference

DS575 June 22, 2010 v3.01a

There are no configuration options set for this peripheral instance.

## 4.0 Overview of Imperas OVP Virtual Platforms

This document provides the details of the usage of an Imperas OVP Virtual Platform / Module. The first half of the document covers specifics of this particular virtual platform / module.

This second part of the document, includes information about Imperas OVP virtual platforms and modules, how they are built and used.

The Imperas virtual platforms are designed to provide a base for you to run high-speed software simulations of CPU-based SoCs and platforms on any suitable PC. They are typically based on the functionality of vendors fixed or evaluation platforms, enabling you to simulate software on these reference platforms. Typically virtual platforms are fixed and require the vendor to modify or extend them. Imperas virtual platforms are different in that they enable you to extend the functionality of the virtual platform, to closer reflect your own platform, by adding more component models, running different operating systems or adding additional applications.

Imperas virtual platforms are created using the Imperas iGen technology, allowing them to be used with Imperas OVP based simulators and also with Accellera/OSCI compliant SystemC simulators and commercial EDA System Design environments that use SystemC.

Virtual platforms include simulation models of the target devices, including the processor model(s) for the target device plus enough peripheral models to boot an operating system or run bare metal applications. The platform and the peripheral models used in most of the virtual platforms are open source, so that you can easily add new models to the platform as well as modify the existing models. Some models are only provided as binary, normally because the IP owner has restricted the release of the model source. In this case, please contact Imperas for more information.

There are typically several generic flavors of the virtual platforms for specific processor families, some targeting full operating systems, such as Linux, and some which focus on Real Time Operating Systems (RTOS) such as Mentor Nucleus or freeRTOS. OVP models of the processor cores are included in the virtual platforms, and for those processors which support mulitple cores SMP Linux is often supported for that virtual platform. For all of these virtual platforms, many of the peripheral components of the platform are modeled, often including the Ethernet and USB components. The semi-hosting capability of the Imperas virtual platform simulator products enables connection via the Ethernet and USB components from the virtual platform to the real world via the x86 host machine.

The Imperas OVP CPU models are written using the OVP Virtual Machine Interface (VMI) API that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. The processor models are Instruction Accurate and do not model the detailed cycle timing of the processor and they implement functionality at the level of a Programmers View of the processor and peripherals and the software running on them does not know it is not running on hardware. Many models are provided as a binary shared object

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20211118.0 Page 11 of 19

and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model. The models are run through an extensive QA and regression testing process and most processor model families are validated using technology provided by the processor IP owners. All the models in this platform are developed with the Open Virtual Platforms APIs and are implemented in C. A platform can be modeled as different levels of hierarchy using separately describable and compilable modules.

More information on modeling and APIs can be found on the www.OVPworld.org site.

## 5.0 Getting Started with Imperas OVP Virtual Platforms

Virtual platforms are downloadable from the OVPworld website OVPworld.org/downloads. You need to browse and look for '<platform processor name> Examples'. You do need to be registered and logged in on the OVP site to download. OVPworld currently provides 32 bit host versions of packages containing virtual platforms.

When downloading, choose, Linux or Windows host. 32 bit packages can be installed and executed on 32 bit or 64 bit hosts. If you require a 64 bit host version please contact Imperas.

For example, for the ARM Versatile Express platform booting Linux on Cortex-A15MP Single, Dual, and Quad core procesors, you would want the download package: 'OVPsim\_demo\_Linux\_ArmVersatileExpress\_arm\_Cortex-A15MP'.

Most virtual platform packages contain the platform and all the processor and peripheral models needed. You will need to download a simulator to run the platform. You can use OVPsim, downloadable from OVPworld.org/downloads, or you can use one of the Imperas simulators (imperas.com/products) available commercially from Imperas.

## 6.0 Simulating Software

#### 6.1 Getting a license key to run

After you have downloaded you will need a runtime license key before the simulators will run. For OVPsim please visit OVPworld.org/likey and provide the required information and an evaluation/demo license key will be automatically sent to you. If you are using Imperas, then please contact Imperas for a license key.

#### 6.2 Normal runs

To run a platform, read the section below on command line control of the platform and the section on setting command line arguments.

#### 6.3 Loading Software

For most virtual platforms the platform is already configured to run the default software application/program and there is normally a script to run that sets some arguments. You can then copy/edit this script to select your own applications etc.

Page 12 of 19

The example application programs are typically .elf format files and are provided pre-compiled. There are normally makefiles and associated scripts to recompile the example applications.

To find more information about compiling and loading software, the following document should be looked at: <a href="mailto:Imperas\_Installation\_and\_Getting\_Started.pdf">Imperas\_Installation\_and\_Getting\_Started.pdf</a>.

#### 6.4 Semihosting

In a virtual platform, semihosting is not normally used as there is normally hardware that implements the appropriate functionality - for example I/O will be handled by UARTs etc.

#### 6.5 Using a terminal (UART)

If the platform includes one or more UARTs you will need to connect a terminal program to it so that you can see output and type into the simulated program. Review the list of peripherals below and see what configuration options it has been set with. In most cases there is an option to set to instruct the simulator to 'pop up' a terminal window connected to the simulated UART.

#### 6.6 Interacting with the simulation (keyboard and mouse)

If the platform has a simulated UART you can normally set a command to get the simulator to pop up a terminal window allowing you to see output from the simulated UART and also allowing you to type characters into the UART that can be processed by the simulated software.

If your simulated platform has an LCD device then you can often configure it to recognize mouse movements and mouse clicks - allowing full interaction.

To see these interactions in action, have a look at some of the available videos available at <a href="https://overld.org/demosandvideos">OVPworld.org/demosandvideos</a>.

#### 6.7 More Information (Documentation) on Simulation

To find more information about running simulations and more of the options the simulators provide, the following documents should be looked at:

Imperas Installation and Getting Started.pdf

Simulation Control of Platforms and Modules User Guide.pdf

Advanced Simulation Control of Platforms and Modules User Guide.pdf

OVP Control File User Guide.pdf

A full list of the currently available OVP documentation is available: <u>OVPworld.org/documentation</u>.

## 7.0 Debugging Software running on an Imperas OVP Virtual Platform

The Imperas and OVP simulators have several different interfaces to debuggers. These include several proprietary formats and also the standard GNU RSP format is supported allowing many compatible debuggers to be used. Below are some examples that Imperas directly support.

Copyright (c) 2021 Imperas Software Limited www.imperas.com

#### 7.1 Debugging with GDB

A GNU debugger (GDB) can be connected to a processor in a platform using the RSP protocol. This allows the application program running on a processor to be debugged using a specific GDB for the processor selected. When using the Imperas Professional products many connections can be made allowing a GDB to be connected to all the processors in the platform.

The use of GDB is documented: OVPsim Debugging Applications with GDB User Guide.pdf.

#### 7.2 Debugging with Imperas M\*DBG

The Imperas multi-processor debugger can be connected to a platform and through this connection you can debug application programs running on all of the processors instanced within the platform. It is also capable, within this single unified environment, to debug peripheral model behavioral code in conjunction with the processor application programs.

For more information please see the Imperas M\*DBG user guide.

The Imperas multi-processor debugger is also capable of controlling the Imperas Verification Analysis aand Profiling (VAP) tools in real time, making them invaluable to application program development, debugging and analysis.

For more information please see the Imperas VAP tools user guide.

#### 7.3 Debugging with the Imperas eGui and GDB

Imperas eGui gives a GUI front end to the use of the GDB debugger. It allows use of all the features of GDB including source level application program debugging on processors.

#### 7.4 Debugging with the Imperas eGui and M\*DBG

Imperas eGui gives a GUI front end to the Imperas multi-processor debugger. It provides all the features of this debugger but does so with source level application program debugging on processors and source level debugging of the behavioral code on peripheral components in the platform. A context view shows all the processor and peripheral components within the platform and allows switching between them to examine the state of each at the event at which the simulation was stopped

Imperas eGui provides a menu from which the Imperas VAP tools can be controlled.

#### 7.5 Debugging with Imperas eGui and Eclipse

Imperas provide a GUI based on Eclipse called eGui. This provides a GUI front end to use with a standard GDB or the Imperas MPD (Multi-Processor Debugger).

The use of eGui is documented: <u>eGui Eclipse User Guide.pdf</u>.

A standard Eclipse CDT development environment can be connected to one or more processors in a

Copyright (c) 2021 Imperas Software Limited www.imperas.com Page 14 of 19

OVP License. Release 20211118.0

platform (multiple processors require an Imperas professional product). The simulation platform is started remotely or using the external tool feature in Eclipse, opens a debug port and awaits the connection with Eclipse. All features provided by the Eclipse CDT development environment are available to be used to debug software applications executing on the processors in the platform.

The use of Eclipse is documented: OVPsim Debugging Applications with Eclipse User Guide.pdf.

## 7.6 Debugging applications running under a simulated operating system

If the simulated platform is running an Operating System and the platform has a UART or Ethernet etc connection then it is often possible to connect an external debugger and debug the applications running under the simulated operating system.

An example would be a simulated platform running the Linux operating system, such as the MIPS Malta, or ARM Versatile Express. Within the simulated Linux you can start a gdbserver that connects from within the simulation through a UART out to the host PC via a port. Within the host PC you start a terminal program and connect to the port with a debugger such as GDB and can then debug the simulated user application.

## 8.0 Modifying the Platform / Module

#### 8.1 Platforms / Modules use C/C++ and OVP APIs

The Imperas and OVP simulators execute a platform / module that is written in C/C++ and that makes function calls into the simulator's APIs. Thus the virtual platform / module is compiled from C/C++ into a binary shared object that the simulator loads and runs. OVP provides the definition and documentation that defines the C APIs for modeling the platforms, modules, the peripherals, and the processors. You can find more information about these APIs on the OVP website and in the OVP API documentation.

#### 8.2 Platforms/Modules/Peripherals can be easily built with iGen from Imperas

Imperas provides a product 'iGen' that takes an input script file and creates the C/C++ files needed for platforms, modules, and peripherals - it creates the C/C++ file that is compiled into the platform, module or peripheral that is needed as an object file by the simulator. iGen creates the C/C++ files, you then need to add any necessary behaviors or further details etc. For platforms iGen creates either a C platform or a C++ SystemC TLM2 platform. For peripherals or modules iGen creates the C files and also provides a native C++ SystemC TLM2 interface to allow the peripheral/module to be instantiated in SystemC TLM2 platforms.

Information on iGen is available from: <u>imperas.com/products</u>.

## 8.3 Re-configuring the platform

There will nornmally be several configuration options that you can set when running the platform without the need to change any source. Refer to the section above on command line arguments. If these do not allow you to make the changes you need, then you may need to edit and recompile the source of the platform.

Copyright (c) 2021 Imperas Software Limited www.imperas.com

OVP License. Release 20211118.0 Page 15 of 19

The source of the platform, modules, and the source of the peripherals will be installed as part of the packages you are using. The sources are located in the Imperas/OVP installation VLNV source tree. The VLNV term refers to: Vendor (eg arm.ovpworld.org), Library (eg platform), Name, (eg ArmVersatileExpress-CA15), and Version (eg 1.0). To modify the platform, locate the platform source files.

If you are an Imperas user and have access to iGen, we recommend you modify the source script files and regenerate and recompile the C that makes up the platform. Refer to the Imperas iGen model generator guide and the Imperas platform generator guide.

If you are using the C or SystemC TLM2 platforms with OVPsim, then you can edit the C/C++ files, recompile the source directly using the supplied makefiles, and the run the simulator directly with the resultant shared object.

#### 8.4 Replacing peripherals components

If you need to replace peripherals, find the appropriate place in the source of the platform, make the change you need, and recompile etc. Look in the library for documentation on available peripherals and their configuration options.

#### 8.5 Adding new peripherals components

If you need to add peripherals, find the appropriate place in the source, make the additions you need, and recompile etc. Look in the library for documentation on available peripherals and their configuration options.

If you need to create new peripheral components then use iGen to very quickly create the necessary C/C++ files that get you started. With iGen you can create peripherals with register/memory state in a few lines of iGen source. When adding behavior to the peripherals refer to the OVP API documentation.

Copyright (c) 2021 Imperas Software Limited www.imperas.com

## 9.0 Available Virtual Platforms

#### Table 6. Imperas / OVP Extendable Platform Kits (13 available)

Name	Vendor
AlteraCycloneIII_3c120	altera.ovpworld.org
AlteraCycloneV_HPS	altera.ovpworld.org
ArmIntegratorCP	arm.ovpworld.org
ArmVersatileExpress	arm.ovpworld.org
ArmVersatileExpress-CA15	arm.ovpworld.org
ArmVersatileExpress-CA9	arm.ovpworld.org
AtmelAT91SAM7	atmel.ovpworld.org
FreescaleKinetis60	freescale.ovpworld.org
FreescaleKinetis64	freescale.ovpworld.org
FreescaleVybridVFxx	freescale.ovpworld.org
MipsMalta	mips.ovpworld.org
RenesasUPD70F3441	renesas.ovpworld.org
XilinxML505	xilinx.ovpworld.org

## Table 7. Imperas General Virtual Platforms (6 available)

Name	Vendor
arm-ti-eabi	arm.imperas.com
armm-ti-coff	arm.imperas.com
armm-ti-eabi	arm.imperas.com
HeteroAlteraCycloneV_HPS_CycloneIII_3c120	imperas.ovpworld.org
HeteroArmNucleusMIPSLinux	imperas.ovpworld.org
SiFiveFU540	imperas.ovpworld.org

## Table 8. Imperas Modules (component of other platforms) (55 available)

Name	Vendor
AlteraCycloneIII_3c120	altera.ovpworld.org
AlteraCycloneV_HPS	altera.ovpworld.org
AE350	andes.ovpworld.org
ARMv8-A-FMv1	arm.ovpworld.org
ArmIntegratorCP	arm.ovpworld.org
ArmVersatileExpress	arm.ovpworld.org
ArmVersatileExpress-CA15	arm.ovpworld.org
ArmVersatileExpress-CA9	arm.ovpworld.org
AtmelAT91SAM7	atmel.ovpworld.org
ArmCortexMFreeRTOS	imperas.ovpworld.org
ArmCortexMuCOS-II	imperas.ovpworld.org
ArmuKernel	imperas.ovpworld.org
ArmuKernelDual	imperas.ovpworld.org
BareMetalMIPS	imperas.ovpworld.org
Dual_ARMv8-A-FMv1_VLAN	imperas.ovpworld.org
Hetero_1xArm_3xMips32	imperas.ovpworld.org
Hetero_ARM_RISCV_NeuralNetwork	imperas.ovpworld.org

Hetero_ARMv8-A-FMv1_Cortex-M3	imperas.ovpworld.org
Hetero_ARMv8-A-FMv1_MIPS_microAptiv	imperas.ovpworld.org
Hetero_AlteraCycloneV_HPS_AlteraCycloneIII_3c120	imperas.ovpworld.org
Hetero_ArmIntegratorCP_XilinxMicroBlaze	imperas.ovpworld.org
Hetero_ArmVersatileExpress_MipsMalta	imperas.ovpworld.org
Hetero_ArmVersatileExpress_XilinxMicroBlaze	imperas.ovpworld.org
Quad_ArmVersatileExpress-CA15	imperas.ovpworld.org
RiscvRV32FreeRTOS	imperas.ovpworld.org
MipsMalta	mips.ovpworld.org
iMX6S	nxp.ovpworld.org
RenesasUPD70F3441	renesas.ovpworld.org
ghs-multi	renesas.ovpworld.org
virtio	riscv.ovpworld.org
FaultInjection	safepower.ovpworld.org
PublicDemonstrator	safepower.ovpworld.org
Zynq_PL_DualMicroblaze	safepower.ovpworld.org
Zynq_PL_NoC	safepower.ovpworld.org
Zynq_PL_NoC_node	safepower.ovpworld.org
Zynq_PL_NostrumNoC	safepower.ovpworld.org
Zynq_PL_NostrumNoC_node	safepower.ovpworld.org
Zynq_PL_RO	safepower.ovpworld.org
Zynq_PL_SingleMicroblaze	safepower.ovpworld.org
Zynq_PL_TTELNoC	safepower.ovpworld.org
Zynq_PL_TTELNoC_node	safepower.ovpworld.org
Zynq_PL_TTELNoC_processing_node_public_demonstrator	safepower.ovpworld.org
Zynq_PL_TTELNoC_public_demonstrator	safepower.ovpworld.org
Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator	safepower.ovpworld.org
FU540	sifive.ovpworld.org
S51CC	sifive.ovpworld.org
coreip-s51-arty	sifive.ovpworld.org
coreip-s51-rtl	sifive.ovpworld.org
dualFifo	vendor.com
XilinxML505	xilinx.ovpworld.org
Zynq	xilinx.ovpworld.org
Zynq_PL_Default	xilinx.ovpworld.org
Zynq_PS	xilinx.ovpworld.org
zc702	xilinx.ovpworld.org
zc706	xilinx.ovpworld.org

## Table 9. Imperas / OVP Bare Metal Virtual Platforms (22 available)

Name	Vendor
BareMetalNios_IISingle	altera.ovpworld.org
BareMetalArcSingle	arc.ovpworld.org
BareMetalArm7Single	arm.ovpworld.org
BareMetalArmCortexADual	arm.ovpworld.org
BareMetalArmCortexASingle	arm.ovpworld.org
BareMetalArmCortexASingleAngelTrap	arm.ovpworld.org
BareMetalArmCortexMSingle	arm.ovpworld.org

ArmCortexMFreeRTOS	imperas.ovpworld.org
ArmCortexMuCOS-II	imperas.ovpworld.org
BareMetalArmx1Mips32x3	imperas.ovpworld.org
OrlkUclinux	imperas.ovpworld.org
BareMetalM14KSingle	mips.ovpworld.org
BareMetalMips32Dual	mips.ovpworld.org
BareMetalMips32Single	mips.ovpworld.org
BareMetalMips64Single	mips.ovpworld.org
BareMetalMipsDual	mips.ovpworld.org
BareMetalMipsSingle	mips.ovpworld.org
BareMetalOr1kSingle	ovpworld.org
BareMetalM16cSingle	posedgesoft.ovpworld.org
BareMetalPowerPc32Single	power.ovpworld.org
BareMetalV850Single	renesas.ovpworld.org
ghs-multi	renesas.ovpworld.org

#