



## Imperas Peripheral Model Guide

### Model Specific Information for nxp.ovpworld.org / iMX6\_UART

#### Imperas Software Limited

Imperas Buildings, North Weston  
Thame, Oxfordshire, OX9 2HA, U.K.  
docs@imperas.com.



Author	Imperas Software Limited
Version	20211118.0
Filename	OVP_Peripheral_Specific_Information_iMX6_UART.pdf
Created	31 December 2021
Status	OVP Standard Release

## Copyright Notice

Copyright 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

## Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

## Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

## Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

## Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit [OVPworld.org](http://OVPworld.org).

## Table Of Contents

<b>1.0 Model Specific Information</b>	4
1.1 Description	4
1.2 Licensing	4
1.3 Limitations	4
1.4 Reference	4
1.5 Location	4
<b>2.0 Peripheral Instance Parameters</b>	4
<b>3.0 Net Ports</b>	5
<b>4.0 Bus Slave Ports</b>	5
4.1 Bus Slave Port: bport1	5
<b>5.0 Platforms that use this peripheral component</b>	6
<b>6.0 Peripheral components in the library</b>	7
<b>7.0 General Information on Peripheral Models</b>	9
7.1 Background	9
<b>8.0 Building peripherals easily with Imperas iGen</b>	9
<b>9.0 Peripheral model internals</b>	9
<b>10.0 Parts of peripheral models</b>	10
10.1 Configuring the Peripheral Instance with Parameters	10
10.2 Net Ports	10
10.3 Bus master ports	10
10.4 Bus slave ports	10
10.5 Packetnets	10
<b>11.0 More information (documentation) on peripheral models and modeling</b>	10

## 1.0 Model Specific Information

This document provides usage information for an Imperas OVP peripheral behavioral model.

The document is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers, other component parts, and configuration options and general information for peripheral modeling with Imperas OVP.

### 1.1 Description

iMX6 UART

### 1.2 Licensing

Open Source Apache 2.0

### 1.3 Limitations

This is an incomplete model of the UART.

It has basic functionality to support the iMX6 platform, Rx and Tx of data only.

There is no modeling of physical aspects of the UART, such as baud rates etc.

### 1.4 Reference

i.MX 6Solo/6DualLite Applications Processor Reference Manual (IMX6SDLRM\_Ref\_Manual.pdf)

### 1.5 Location

The iMX6\_UART peripheral model is located in an Imperas/OVP installation at the VLVN:  
nxp.ovpworld.org / peripheral / iMX6\_UART / 1.0.

## 2.0 Peripheral Instance Parameters

This model accepts the following parameters:

Table 1. Peripheral Parameters

Name	Type	Description
charmode	bool	
console	bool	If specified, port number is ignored, and a console pops up automatically
client	bool	If true, model is a client and will connect to portnum. If false, model is a server and will listen on portnum.
portnum	uns32	If set, listen on, or connect to, this port. If set to zero in listen mode, allocate a port from the pool and listen on that.
hostname	string	Name (or IP address) of host to connect to. Valid if listen=true
infile	string	Name of file to use for device source
outfile	string	Name of file to write device output

portFile	string	If portnum was specified as zero, write the port number to this file when it's known
log	bool	If specified, serial output will go to simulator log
finishOnDisconnect	bool	If set, disconnecting the port will cause the simulation to finish
connectnonblocking	bool	If set, simulation can begin before the connection is made
xchars	uns32	Width of console in characters
ychars	uns32	Height of console in characters
record	string	Record external events into this file
replay	string	Replay external events from this file

### 3.0 Net Ports

This model has the following net ports:

Table 2. Net Ports

Name	Type	Must Be Connected	Description
irq	output	F (False)	

### 4.0 Bus Slave Ports

This model has the following bus slave ports:

#### 4.1 Bus Slave Port: bport1

Table 3. Bus Slave Port: bport1

Name	Size (bytes)	Must Be Connected	Description
bport1	0x4000	T (True)	

Table 4. Bus Slave Port: bport1 Registers:

Name	Offset	Width (bits)	Description	R/W	is Volatile
ab_UART_URXD	0x0	32	UART Receiver Register (UART_URXD)		
ab_UART_UTXD	0x40	32	Description UART Transmitter Register (UART_UTXD)		
ab_UART_UCR1	0x80	32	UART Control Register 1 (UART_UCR1)		
ab_UART_UCR2	0x84	32	UART Control Register 2 (UART_UCR2)		
ab_UART_UCR3	0x88	32	UART Control Register 3 (UART_UCR3)		
ab_UART_UCR4	0x8c	32	UART Control Register 4 (UART_UCR4)		
ab_UART_UFCR	0x90	32	UART FIFO Control Register (UART_UFCR)		
ab_UART_USR1	0x94	32	Description UART Status Register 1 (UART_USR1) Transmitter Ready Interrupt Receiver Ready Interrupt Receiver Idle		

ab_UART_USR2	0x98	32	UART Status Register 2 (UART_USR2)		
ab_UART_UESC	0x9c	32	UART Escape Character Register (UART_UESC)		
ab_UART_UTIM	0xa0	32	UART Escape Timer Register (UART_UTIM)		
ab_UART_UBIR	0xa4	32	UART BRM Incremental Register (UART_UBIR)		
ab_UART_UBMR	0xa8	32	UART BRM Modulator Register (UART_UBMR)		
ab_UART_UBRC	0xac	32	UART Baud Rate Count Register (UART_UBRC)		
ab_UART_ONEMS	0xb0	32	UART One Millisecond Register (UART_ONEMS)		
ab_UART_UTS	0xb4	32	UART Test Register (UART_UTS)		
ab_UART_UMCR	0xb8	32	UART RS-485 Mode Control Register (UART_UMCR)		

## 5.0 Platforms that use this peripheral component

Peripheral components can be used in many different platforms, including those developed by Imperas or by other users of OVP. You can use this peripheral in your own platforms.

Table 5. Publicly available platforms using peripheral 'iMX6\_UART'

Platform Name	Vendor
iMX6S	nxp.ovpworld.org

## 6.0 Peripheral components in the library

Table 6. Publicly available Imperas/OVP peripheral models (227 models)

Peripheral	Peripheral	Peripheral
<a href="http://nxp.ovpworld.org/iMX6_WDOG">nxp.ovpworld.org/iMX6_WDOG</a>	<a href="http://ovpworld.org/Alpha2x16Display">ovpworld.org/Alpha2x16Display</a>	<a href="http://ovpworld.org/DynamicBridge">ovpworld.org/DynamicBridge</a>
<a href="http://ovpworld.org/FlashDevice">ovpworld.org/FlashDevice</a>	<a href="http://ovpworld.org/ledRegister">ovpworld.org/ledRegister</a>	<a href="http://ovpworld.org/SerInt">ovpworld.org/SerInt</a>
<a href="http://ovpworld.org/SimpleDma">ovpworld.org/SimpleDma</a>	<a href="http://ovpworld.org/switchRegister">ovpworld.org/switchRegister</a>	<a href="http://ovpworld.org/temperatureSensor">ovpworld.org/temperatureSensor</a>
<a href="http://ovpworld.org/trap">ovpworld.org/trap</a>	<a href="http://ovpworld.org/trap4K">ovpworld.org/trap4K</a>	<a href="http://ovpworld.org/vEthernet_Bridge">ovpworld.org/vEthernet_Bridge</a>
<a href="http://ovpworld.org/VirtioBlkMMIO">ovpworld.org/VirtioBlkMMIO</a>	<a href="http://ovpworld.org/VirtioNetMMIO">ovpworld.org/VirtioNetMMIO</a>	<a href="http://philips.ovpworld.org/ISP1761">philips.ovpworld.org/ISP1761</a>
<a href="http://renesas.ovpworld.org/adc">renesas.ovpworld.org/adc</a>	<a href="http://renesas.ovpworld.org/bcu">renesas.ovpworld.org/bcu</a>	<a href="http://renesas.ovpworld.org/brg">renesas.ovpworld.org/brg</a>
<a href="http://renesas.ovpworld.org/can">renesas.ovpworld.org/can</a>	<a href="http://renesas.ovpworld.org/can">renesas.ovpworld.org/can</a>	<a href="http://renesas.ovpworld.org/clkgen">renesas.ovpworld.org/clkgen</a>
<a href="http://renesas.ovpworld.org/crc">renesas.ovpworld.org/crc</a>	<a href="http://renesas.ovpworld.org/csib">renesas.ovpworld.org/csib</a>	<a href="http://renesas.ovpworld.org/csie">renesas.ovpworld.org/csie</a>
<a href="http://renesas.ovpworld.org/dma">renesas.ovpworld.org/dma</a>	<a href="http://renesas.ovpworld.org/intc">renesas.ovpworld.org/intc</a>	<a href="http://renesas.ovpworld.org/memc">renesas.ovpworld.org/memc</a>
<a href="http://renesas.ovpworld.org/rng">renesas.ovpworld.org/rng</a>	<a href="http://renesas.ovpworld.org/taa">renesas.ovpworld.org/taa</a>	<a href="http://renesas.ovpworld.org/tms">renesas.ovpworld.org/tms</a>
<a href="http://renesas.ovpworld.org/tmt">renesas.ovpworld.org/tmt</a>	<a href="http://renesas.ovpworld.org/uartc">renesas.ovpworld.org/uartc</a>	<a href="http://renesas.ovpworld.org/UPD70F3441Logic">renesas.ovpworld.org/UPD70F3441Logic</a>
<a href="http://riscv.ovpworld.org/CLINT">riscv.ovpworld.org/CLINT</a>	<a href="http://riscv.ovpworld.org/PLIC">riscv.ovpworld.org/PLIC</a>	<a href="http://riscv.ovpworld.org/SmartLoaderRV64Linux">riscv.ovpworld.org/SmartLoaderRV64Linux</a>
<a href="http://safepower.ovpworld.org/node">safepower.ovpworld.org/node</a>	<a href="http://safepower.ovpworld.org/NostrumNode">safepower.ovpworld.org/NostrumNode</a>	<a href="http://safepower.ovpworld.org/ring_oscillator">safepower.ovpworld.org/ring_oscillator</a>
<a href="http://safepower.ovpworld.org/TTELNode">safepower.ovpworld.org/TTELNode</a>	<a href="http://sifive.ovpworld.org/artyo">sifive.ovpworld.org/artyo</a>	<a href="http://sifive.ovpworld.org/DDRCTL">sifive.ovpworld.org/DDRCTL</a>
<a href="http://sifive.ovpworld.org/gpio">sifive.ovpworld.org/gpio</a>	<a href="http://sifive.ovpworld.org/MSEL">sifive.ovpworld.org/MSEL</a>	<a href="http://sifive.ovpworld.org/PLIC">sifive.ovpworld.org/PLIC</a>
<a href="http://sifive.ovpworld.org/PRCI">sifive.ovpworld.org/PRCI</a>	<a href="http://sifive.ovpworld.org/pwm">sifive.ovpworld.org/pwm</a>	<a href="http://sifive.ovpworld.org/spi">sifive.ovpworld.org/spi</a>
<a href="http://sifive.ovpworld.org/teststatus">sifive.ovpworld.org/teststatus</a>	<a href="http://sifive.ovpworld.org/UART">sifive.ovpworld.org/UART</a>	<a href="http://smc.ovpworld.org/LAN9118">smc.ovpworld.org/LAN9118</a>
<a href="http://smc.ovpworld.org/LAN91C111">smc.ovpworld.org/LAN91C111</a>	<a href="http://ti.ovpworld.org/tca6416a">ti.ovpworld.org/tca6416a</a>	<a href="http://ti.ovpworld.org/UartInterface">ti.ovpworld.org/UartInterface</a>
<a href="http://ti.ovpworld.org/ucd9012a">ti.ovpworld.org/ucd9012a</a>	<a href="http://ti.ovpworld.org/ucd9248">ti.ovpworld.org/ucd9248</a>	<a href="http://vendor.com/fifo">vendor.com/fifo</a>
<a href="http://xilinx.ovpworld.org/axi-gpio">xilinx.ovpworld.org/axi-gpio</a>	<a href="http://xilinx.ovpworld.org/axi-intc">xilinx.ovpworld.org/axi-intc</a>	<a href="http://xilinx.ovpworld.org/axi-pcie">xilinx.ovpworld.org/axi-pcie</a>
<a href="http://xilinx.ovpworld.org/axi-timer">xilinx.ovpworld.org/axi-timer</a>	<a href="http://xilinx.ovpworld.org/logicore-fit">xilinx.ovpworld.org/logicore-fit</a>	<a href="http://xilinx.ovpworld.org/mdm">xilinx.ovpworld.org/mdm</a>
<a href="http://xilinx.ovpworld.org/mpmc">xilinx.ovpworld.org/mpmc</a>	<a href="http://xilinx.ovpworld.org/xps-gpio">xilinx.ovpworld.org/xps-gpio</a>	<a href="http://xilinx.ovpworld.org/xps-iic">xilinx.ovpworld.org/xps-iic</a>
<a href="http://xilinx.ovpworld.org/xps-intc">xilinx.ovpworld.org/xps-intc</a>	<a href="http://xilinx.ovpworld.org/xps-ll-temac">xilinx.ovpworld.org/xps-ll-temac</a>	<a href="http://xilinx.ovpworld.org/xps-mch-emc">xilinx.ovpworld.org/xps-mch-emc</a>
<a href="http://xilinx.ovpworld.org/xps-sysace">xilinx.ovpworld.org/xps-sysace</a>	<a href="http://xilinx.ovpworld.org/xps-timer">xilinx.ovpworld.org/xps-timer</a>	<a href="http://xilinx.ovpworld.org/xps-uartlite">xilinx.ovpworld.org/xps-uartlite</a>
<a href="http://xilinx.ovpworld.org/zynq_7000-can">xilinx.ovpworld.org/zynq_7000-can</a>	<a href="http://xilinx.ovpworld.org/zynq_7000-ddrc">xilinx.ovpworld.org/zynq_7000-ddrc</a>	<a href="http://xilinx.ovpworld.org/zynq_7000-devcfg">xilinx.ovpworld.org/zynq_7000-devcfg</a>
<a href="http://xilinx.ovpworld.org/zynq_7000-dmac">xilinx.ovpworld.org/zynq_7000-dmac</a>	<a href="http://xilinx.ovpworld.org/zynq_7000-gpio">xilinx.ovpworld.org/zynq_7000-gpio</a>	<a href="http://xilinx.ovpworld.org/zynq_7000-iic">xilinx.ovpworld.org/zynq_7000-iic</a>
<a href="http://xilinx.ovpworld.org/zynq_7000-ocm">xilinx.ovpworld.org/zynq_7000-ocm</a>	<a href="http://xilinx.ovpworld.org/zynq_7000-qos301">xilinx.ovpworld.org/zynq_7000-qos301</a>	<a href="http://xilinx.ovpworld.org/zynq_7000-qspi">xilinx.ovpworld.org/zynq_7000-qspi</a>
<a href="http://xilinx.ovpworld.org/zynq_7000-sdio">xilinx.ovpworld.org/zynq_7000-sdio</a>	<a href="http://xilinx.ovpworld.org/zynq_7000-slcr">xilinx.ovpworld.org/zynq_7000-slcr</a>	<a href="http://xilinx.ovpworld.org/zynq_7000-spi">xilinx.ovpworld.org/zynq_7000-spi</a>
<a href="http://xilinx.ovpworld.org/zynq_7000-swdt">xilinx.ovpworld.org/zynq_7000-swdt</a>	<a href="http://xilinx.ovpworld.org/zynq_7000-ttc">xilinx.ovpworld.org/zynq_7000-ttc</a>	<a href="http://xilinx.ovpworld.org/zynq_7000-tz_GPVsecurity">xilinx.ovpworld.org/zynq_7000-tz_GPVsecurity</a>
<a href="http://xilinx.ovpworld.org/zynq_7000-tz_security">xilinx.ovpworld.org/zynq_7000-tz_security</a>	<a href="http://xilinx.ovpworld.org/zynq_7000-usb">xilinx.ovpworld.org/zynq_7000-usb</a>	<a href="http://altera.ovpworld.org/dw-apb-timer">altera.ovpworld.org/dw-apb-timer</a>
<a href="http://altera.ovpworld.org/dw-apb-uart">altera.ovpworld.org/dw-apb-uart</a>	<a href="http://altera.ovpworld.org/IntervalTimer32Core">altera.ovpworld.org/IntervalTimer32Core</a>	<a href="http://altera.ovpworld.org/IntervalTimer64Core">altera.ovpworld.org/IntervalTimer64Core</a>
<a href="http://altera.ovpworld.org/JtagUart">altera.ovpworld.org/JtagUart</a>	<a href="http://altera.ovpworld.org/PerformanceCounterCore">altera.ovpworld.org/PerformanceCounterCore</a>	<a href="http://altera.ovpworld.org/RSTMGR">altera.ovpworld.org/RSTMGR</a>
<a href="http://altera.ovpworld.org/SystemIDCore">altera.ovpworld.org/SystemIDCore</a>	<a href="http://altera.ovpworld.org/Uart">altera.ovpworld.org/Uart</a>	<a href="http://amd.ovpworld.org/79C970">amd.ovpworld.org/79C970</a>
<a href="http://andes.ovpworld.org/ATCUART100">andes.ovpworld.org/ATCUART100</a>	<a href="http://andes.ovpworld.org/NCEPLIC100">andes.ovpworld.org/NCEPLIC100</a>	<a href="http://andes.ovpworld.org/NCEPLMT100">andes.ovpworld.org/NCEPLMT100</a>
<a href="http://arm.ovpworld.org/AaciPL041">arm.ovpworld.org/AaciPL041</a>	<a href="http://arm.ovpworld.org/CompactFlashRegs">arm.ovpworld.org/CompactFlashRegs</a>	<a href="http://arm.ovpworld.org/CoreModule9x6">arm.ovpworld.org/CoreModule9x6</a>
<a href="http://arm.ovpworld.org/DebugLedAndDipSwitch">arm.ovpworld.org/DebugLedAndDipSwitch</a>	<a href="http://arm.ovpworld.org/DMemCtrlPL341">arm.ovpworld.org/DMemCtrlPL341</a>	<a href="http://arm.ovpworld.org/IcpControl">arm.ovpworld.org/IcpControl</a>
<a href="http://arm.ovpworld.org/IcpCounterTimer">arm.ovpworld.org/IcpCounterTimer</a>	<a href="http://arm.ovpworld.org/IntICP">arm.ovpworld.org/IntICP</a>	<a href="http://arm.ovpworld.org/IntICP">arm.ovpworld.org/IntICP</a>
<a href="http://arm.ovpworld.org/KbPL050">arm.ovpworld.org/KbPL050</a>	<a href="http://arm.ovpworld.org/L2CachePL310">arm.ovpworld.org/L2CachePL310</a>	<a href="http://arm.ovpworld.org/LcdPL110">arm.ovpworld.org/LcdPL110</a>
<a href="http://arm.ovpworld.org/MmciPL181">arm.ovpworld.org/MmciPL181</a>	<a href="http://arm.ovpworld.org/RtcPL031">arm.ovpworld.org/RtcPL031</a>	<a href="http://arm.ovpworld.org/SerBusDviRegs">arm.ovpworld.org/SerBusDviRegs</a>
<a href="http://arm.ovpworld.org/SmartLoaderArm64Linux">arm.ovpworld.org/SmartLoaderArm64Linux</a>	<a href="http://arm.ovpworld.org/SmartLoaderArmLinux">arm.ovpworld.org/SmartLoaderArmLinux</a>	<a href="http://arm.ovpworld.org/SMemCtrlPL354">arm.ovpworld.org/SMemCtrlPL354</a>
<a href="http://arm.ovpworld.org/SysCtrlSP810">arm.ovpworld.org/SysCtrlSP810</a>	<a href="http://arm.ovpworld.org/TimerSP804">arm.ovpworld.org/TimerSP804</a>	<a href="http://arm.ovpworld.org/TzpcBP147">arm.ovpworld.org/TzpcBP147</a>
<a href="http://arm.ovpworld.org/UartPL011">arm.ovpworld.org/UartPL011</a>	<a href="http://arm.ovpworld.org/VexpressSysRegs">arm.ovpworld.org/VexpressSysRegs</a>	<a href="http://arm.ovpworld.org/WdtSP805">arm.ovpworld.org/WdtSP805</a>
<a href="http://atmel.ovpworld.org/AdvancedInterruptController">atmel.ovpworld.org/AdvancedInterruptController</a>	<a href="http://atmel.ovpworld.org/ParallelIOController">atmel.ovpworld.org/ParallelIOController</a>	<a href="http://atmel.ovpworld.org/PowerSaving">atmel.ovpworld.org/PowerSaving</a>

atmel.ovpworld.org/SpecialFunction	atmel.ovpworld.org/TimerCounter	atmel.ovpworld.org/UsartInterface
atmel.ovpworld.org/WatchdogTimer	cadence.ovpworld.org/gem	cadence.ovpworld.org/uart
cirrus.ovpworld.org/GD5446	freescale.ovpworld.org/KinetisADC	freescale.ovpworld.org/KinetisAIPS
freescale.ovpworld.org/KinetisAXBS	freescale.ovpworld.org/KinetisCAN	freescale.ovpworld.org/KinetisCMP
freescale.ovpworld.org/KinetisCMT	freescale.ovpworld.org/KinetisCRC	freescale.ovpworld.org/KinetisDAC
freescale.ovpworld.org/KinetisDDR	freescale.ovpworld.org/KinetisDMA	freescale.ovpworld.org/KinetisDMAC
freescale.ovpworld.org/KinetisDMAMUX	freescale.ovpworld.org/KinetisENET	freescale.ovpworld.org/KinetisEWM
freescale.ovpworld.org/KinetisFB	freescale.ovpworld.org/KinetisFMC	freescale.ovpworld.org/KinetisFTFE
freescale.ovpworld.org/KinetisFTM	freescale.ovpworld.org/KinetisGPIO	freescale.ovpworld.org/KinetisI2C
freescale.ovpworld.org/KinetisI2S	freescale.ovpworld.org/KinetisLLWU	freescale.ovpworld.org/KinetisLPTMR
freescale.ovpworld.org/KinetisMCG	freescale.ovpworld.org/KinetisMPU	freescale.ovpworld.org/KinetisNFC
freescale.ovpworld.org/KinetisOSC	freescale.ovpworld.org/KinetisPDB	freescale.ovpworld.org/KinetisPIT
freescale.ovpworld.org/KinetisPMC	freescale.ovpworld.org/KinetisPORT	freescale.ovpworld.org/KinetisRCM
freescale.ovpworld.org/KinetisRFSYS	freescale.ovpworld.org/KinetisRFVBAT	freescale.ovpworld.org/KinetisRNG
freescale.ovpworld.org/KinetisRTC	freescale.ovpworld.org/KinetisSDHC	freescale.ovpworld.org/KinetisSIM
freescale.ovpworld.org/KinetisSMC	freescale.ovpworld.org/KinetisSPI	freescale.ovpworld.org/KinetisTSI
freescale.ovpworld.org/KinetisUART	freescale.ovpworld.org/KinetisUSB	freescale.ovpworld.org/KinetisUSBDCD
freescale.ovpworld.org/KinetisUSBHS	freescale.ovpworld.org/KinetisVREF	freescale.ovpworld.org/KinetisWDOG
freescale.ovpworld.org/Uart	freescale.ovpworld.org/VybridADC	freescale.ovpworld.org/VybridANADIG
freescale.ovpworld.org/VybridCCM	freescale.ovpworld.org/VybridDMA	freescale.ovpworld.org/VybridGPIO
freescale.ovpworld.org/VybridI2C	freescale.ovpworld.org/VybridLCD	freescale.ovpworld.org/VybridQUADSPI
freescale.ovpworld.org/VybridSDHC	freescale.ovpworld.org/VybridSPI	freescale.ovpworld.org/VybridUART
freescale.ovpworld.org/VybridUSB	imperas.ovpworld.org/frameBuffer	imperas.ovpworld.org/uart
imperas.ovpworld.org/usecCounter	intel.ovpworld.org/82077AA	intel.ovpworld.org/82371EB
intel.ovpworld.org/8253	intel.ovpworld.org/8259A	intel.ovpworld.org/NorFlash48F4400
intel.ovpworld.org/PciIDE	intel.ovpworld.org/PciPM	intel.ovpworld.org/PciUSB
intel.ovpworld.org/Ps2Control	marvell.ovpworld.org/GT6412x	maxim.ovpworld.org/max673x
microsemi.ovpworld.org/CoreUARTapb	mips.ovpworld.org/16450C	mips.ovpworld.org/MaltaFPGA
mips.ovpworld.org/SmartLoaderLinux	motorola.ovpworld.org/MC146818	national.ovpworld.org/16450
national.ovpworld.org/16550	national.ovpworld.org/16550_4bytes	nxp.ovpworld.org/iMX6_Analog
nxp.ovpworld.org/iMX6_CCM	nxp.ovpworld.org/iMX6_GPC	nxp.ovpworld.org/iMX6_GPIO
nxp.ovpworld.org/iMX6_GPT	nxp.ovpworld.org/iMX6_MMDC	nxp.ovpworld.org/iMX6_SDHC
nxp.ovpworld.org/iMX6_SRC	nxp.ovpworld.org/iMX6_UART	



## 7.0 General Information on Peripheral Models

This document provides usage information for an Imperas OVP peripheral behavioral model.

The document is split into sections providing specific information for this peripheral, including any ports for connecting into a platform, registers etc. and configuration options and general information for peripheral modeling with Imperas OVP.

### 7.1 Background

Imperas OVP simulation technology enables very high performance simulation, debug and analysis of platforms containing multiple processors and peripheral models. The technology is designed to be extensible: you can create new models of processors, peripherals and other platform components using interfaces and libraries defined by OVP.

The peripheral models created using the OVP APIs run on the Peripheral Simulation Engine (PSE).

The model is typically written in C and compiled into an executable for the PSE processor architecture. The model is compiled for speed of execution and to protect IP. It is dynamically loaded by the simulator at run time.

## 8.0 Building peripherals easily with Imperas iGen

To aid with model creation, Imperas products include iGen, a model generation tool. iGen takes the laborious and error-prone task of constructing the various hardware model and software element files required for a typical model, and automates this process. iGen creates the needed C files. iGen also creates the C++ SystemC TLM2 interface files needed to run peripheral models in SystemC simulations.

iGen takes as input a simple script specification that includes device internals such as registers and memories, port information, component descriptors, and other elements. iGen then builds the C code model files and user editable templates. These include model frameworks with registers, function calls, memory map, and other items. It ensures that all component parts of the model are well-structured using best practices, and are consistent throughout the files, thus eliminating a common source of errors.

More information on iGen can be found: [imperas.com/products](http://imperas.com/products).

## 9.0 Peripheral model internals

Each instance of a peripheral model runs on its own virtual machine with an address space large enough for the model. This processor (the PSE) and its memory are separate from any processors, memories and buses in the platform being simulated; they exist only to execute the code of the peripheral model.

Interception of functions defined in the peripheral model allows the use of features of the host system in the

implementation of the behavior of a peripheral. As an example, a real platform might contain a video display device. When simulating this system, it is generally more convenient not to simulate the complete video display device but to use a video package available on the host machine, such as SDL, and to use this to render to the host display. Also models of uarts, ethernet devices and USB components can make use of the host PC resources during simulation, to allow, for example, a simulation to browse the real internet, or the simulation to connect to a real USB device.

## **10.0 Parts of peripheral models**

### ***10.1 Configuring the Peripheral Instance with Parameters***

A peripheral can include the behaviour of several configurations. These are controlled when the peripheral is instanced in the platform by setting parameters defined on the peripheral.

### ***10.2 Net Ports***

Peripherals may be connected to other peripherals or processors with signal wires (nets). These can be used to act as interrupt signals or used to control behavior between peripherals.

The wires are created in the platform as nets and this net is connected into the peripheral using a net port.

### ***10.3 Bus master ports***

A bus master port initiates (and controls the address of) a bus cycle. Bus cycles are generated by behavioral code within the peripheral model.

### ***10.4 Bus slave ports***

A peripheral can be defined as having several bus slave ports. The bus slave ports can be split into several address blocks. Each address block be either local memory or memory mapped registers. Both of these can have associated callback functions. A memory mapped register can also be defined as specific read/write access, whether it is volatile, and also whether it is associated with a reset pin and mask. A memory mapped register can also have specific bit fields defined.

### ***10.5 Packetnets***

A peripheral can be defined as being connected to packetnet ports. A packetnet is used to model packet based communication such as Ethernet, CAN bus or GSM. A packetnet is created in a platform, then connected to packetnet ports on model instances. A packetnet can have many connections, each able to send or receive packets. A packetnet is used as an efficient method of communication within OVP models.

For more information on modeling with packetnets, please see the peripheral modeling documentation: [OVP\\_Peripheral\\_Modeling\\_Guide.pdf](#), [OVPSim\\_and\\_CpuManager\\_User\\_Guide.pdf](#) and the example: [\\$IMPERAS\\_HOME/Examples/Models/Peripherals/packetnet](#).

## **11.0 More information (documentation) on peripheral models and modeling**

More information on modeling and APIs can be found at: [OVPworld.org/technology\\_apis](http://OVPworld.org/technology_apis).

Specifics on modeling peripherals can be found: [OVP\\_Peripheral\\_Modeling\\_Guide.pdf](#).

A full list of the currently available OVP documentation is available: [OVPworld.org/documentation](#).

#