

OVP Guide to Using Processor Models

Model specific information for MIPS_I7200

Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com



Author	Imperas Software Limited
Version	20211118.0
Filename	OVP_Model_Specific_Information_mips32_I7200.pdf
Created	31 December 2021
Status	OVP Standard Release

Copyright Notice

Copyright (c) 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Contents

1	Overview	1
	1.1 Description	. 1
	1.2 Licensing	. 1
	1.3 Limitations	. 2
	1.4 Verification	. 2
	1.5 Features	. 2
2	Configuration	3
	2.1 Location	. 3
	2.2 GDB Path	. 3
	2.3 Semi-Host Library	. 3
	2.4 Processor Endian-ness	. 3
	2.5 QuantumLeap Support	. 3
	2.6 Processor ELF code	. 3
3	All Variants in this model	4
4	Bus Master Ports	5
5	Bus Slave Ports	6
6	Net Ports	7
U	Net Forts	'
7	FIFO Ports	15
8	Formal Parameters	16
	8.1 Parameter values	. 31
	8.2 Parameter values	. 58
	8.3 Parameter values	. 85
	8.4 Parameter values	. 112
9	Execution Modes	125
10	Exceptions	126
11	Hierarchy of the model	130
	11.1 Level 1: CMP	
	11.2 Level 2: CPU	
	11.3 Level 3: VPE	

11.4	Level 4: TC
12 Mod	lel Commands 132
12.1	Level 1: CMP
	12.1.1 isync
	12.1.2 itrace
12.2	Level 2: CPU
	12.2.1 isync
	12.2.2 itrace
12.3	Level 3: VPE
	12.3.1 isync
	12.3.2 itrace
12.4	Level 4: TC
	12.4.1 isync
	12.4.2 itrace
	12.4.3 mipsCOP0
	12.4.4 mipsCacheDisable
	12.4.4.1 Argument description
	12.4.5 mipsCacheEnable
	12.4.6 mipsCacheRatio
	12.4.7 mipsCacheReport
	12.4.7.1 Argument description
	12.4.8 mipsCacheReset
	12.4.8.1 Argument description
	12.4.9 mipsCacheTrace
	12.4.10 mipsDebugFlags
	12.4.10 mipsDebugFlags
	•
	12.4.12 mipsReadTLBEntry
	12.4.13 mipsTLBDump
	12.4.13.1 Argument description
	12.4.14 mipsTLBGetPhys
	12.4.15 mips Write Register
	12.4.16 mipsWriteTLBEntry
13 Regi	isters 138
13.1	Level 1: CMP
13.2	Level 2: CPU
	13.2.1 SPRAM
13.3	Level 3: VPE
	13.3.1 COP0
	13.3.2 CMP_GCR
	13.3.3 CMP_CPC
	13.3.4 CMP_GIC
13.4	Level 4: TC
2.4	13.4.1 Core
	13.4.2 DSP
	13.4.3 Shadow
	13.4.4 COP0

Imperas OVP Fast Processor Model Documentation for MIPS_I7200 $\,$

13.4.5	CMP_GCR		 		 	 							16^{4}
13.4.6	CMP_CPC		 		 	 							165
13.4.7	CMP_GIC .		 		 	 							166
13 4 8	Integration	support											184

Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

1.1 Description

MIPS32 Configurable Processor Model

If you need other variants, these models can be obtained from www.OVPworld.org/ip-vendor-mips.

1.2 Licensing

Usage of binary model under license governing simulator usage. Source of model available under Imperas Software License Agreement.

1.3 Limitations

If this model is not part of your installation, then it is available for download from www.OVPworld.org/ip-vendor-mips.

Cache model does not implement coherency

1.4 Verification

Models have been validated correct as part of the MIPS Verified program and run through the MIPS AVP test programs

1.5 Features

Only nanoMIPS32 Instruction set implemented

MMU Type: Standard TLB

L1 I and D cache model in either full or tag-only mode implemented (disabled by default)

Segmentation control implemented

Enhanced virtual address (EVA) supported

Vectored interrupts implemented

MT ASE implemented

DSP ASE Rev 2 implemented

Configuration

2.1 Location

This model's VLNV is mips.ovpworld.org/processor/mips32/1.0.

The model source is usually at:

\$IMPERAS_HOME/ImperasLib/source/mips.ovpworld.org/processor/mips32/1.0

The model binary is usually at:

\$IMPERAS_HOME/lib/\$IMPERAS_ARCH/ImperasLib/mips.ovpworld.org/processor/mips32/1.0

2.2 GDB Path

The default GDB for this model is: \$IMPERAS_HOME/lib/\$IMPERAS_ARCH/CrossCompiler/nanomips-elf/bin/nanomips-elf-gdb.

2.3 Semi-Host Library

The default semi-host library file is mips.ovpworld.org/semihosting/nanomips32Newlib/1.0

2.4 Processor Endian-ness

This is a LITTLE endian model.

2.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

2.6 Processor ELF code

The ELF code supported by this model is: 0xf9.

All Variants in this model

This model has these variants

Variant	Description
I7200	(described in this document)
M5100	
M5150	
M6200	
M6250	
MIPS32R6	
P5600	

Table 3.1: All Variants in this model

Bus Master Ports

This model has these bus master ports.

Name	min	max	Connect?	Description
INSTRUCTION	12	36	mandatory	
DATA	12	36	optional	
USPRAM	32	32	optional	unified scratchpad RAM

Table 4.1: Bus Master Ports

Bus Slave Ports

This model has no bus slave ports.

Net Ports

This model has these net ports.

Name	Type	Connect?	Description
reset	input	optional	CMP reset
dint	input	optional	Debug external interrupt
int0	input	optional	GIC external interrupt
int1	input	optional	GIC external interrupt
int2	input	optional	GIC external interrupt
int3	input	optional	GIC external interrupt
int4	input	optional	GIC external interrupt
int5	input	optional	GIC external interrupt
int6	input	optional	GIC external interrupt
int7	input	optional	GIC external interrupt
int8	input	optional	GIC external interrupt
int9	input	optional	GIC external interrupt
int10	input	optional	GIC external interrupt
int11	input	optional	GIC external interrupt
int12	input	optional	GIC external interrupt
int13	input	optional	GIC external interrupt
int14	input	optional	GIC external interrupt
int15	input	optional	GIC external interrupt
int16	input	optional	GIC external interrupt
int17	input	optional	GIC external interrupt
int18	input	optional	GIC external interrupt
int19	input	optional	GIC external interrupt
int20	input	optional	GIC external interrupt
int21	input	optional	GIC external interrupt
int22	input	optional	GIC external interrupt
int23	input	optional	GIC external interrupt
int24	input	optional	GIC external interrupt
int25	input	optional	GIC external interrupt
int26	input	optional	GIC external interrupt
int27	input	optional	GIC external interrupt
int28	input	optional	GIC external interrupt

int30 input optional GIC external interrupt int31 input optional GIC external interrupt int32 input optional GIC external interrupt int33 input optional GIC external interrupt int33 input optional GIC external interrupt int33 input optional GIC external interrupt int35 input optional GIC external interrupt int35 input optional GIC external interrupt int35 input optional GIC external interrupt int36 input optional GIC external interrupt int37 input optional GIC external interrupt int38 input optional GIC external interrupt int39 input optional GIC external interrupt input optional GIC external interrupt int39 input optional GIC external interrupt input optional GIC external interrupt input optional input optional input optional optional input optional	::::+20	innut	ontional	CIC out amost interment
int31 input information optional information option	int29	input	optional	GIC external interrupt
int32 input optional information of GIC external interrupt int34 input optional information o		_	_	_
int33 input input optional int34 input optional optional int35 input optional int35 input optional int36 input optional int37 input optional int38 input optional int39 input optional input optional int39 input optional input option		-		_
int34 input optional GIC external interrupt int35 input optional GIC external interrupt int36 input optional GIC external interrupt int36 input optional GIC external interrupt int37 input optional GIC external interrupt int38 input optional GIC external interrupt int38 input optional GIC external interrupt int39 input optional GIC ej. disable_probe_debug input optional GIC ej. disable_probe_debug input optional GIC ej. disable_probe_debug ej. disable_probe_debug optional GIC ej. disable_probe_debug optional Provides the least significant 32-bits of the value written to the formation debug optional GIC ej. disable_probe_debug optional GIC ej. disable_probe_debug optional Provides the least significant 32-bits of the value written to the formation debug optional GIC ej. disable_probe_debug optional GIC ej. disable_p		_	_	_
int35 input optional GIC external interrupt int36 input optional GIC external interrupt int37 input optional GIC external interrupt int37 input optional GIC external interrupt int38 input optional GIC external interrupt int38 input optional GIC external interrupt int39 input optional GIC external interrupt glab input optional GIC external interrupt glab input optional GIC ejabsble_probe_debug input optional GIC ejabsble_probe_debug glabgbrk_override glabint.in input optional GIC ejabsbrk_override glabint.in input optional GIC ejabsbrk_override glabint.in GCR_CUSTOM_BASE GCR_CUSTOM_BASE GCR_CUSTOM_BASE GCR_CUSTOM_BASE GCR_CUSTOM_BASE_UPPER output optional provides the least significant 32-bits of the value written to the GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE output. GCR_CUSTOM_BASE_UPPER output optional provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_UPPER bits of value written to the the GCR_CUSTOM_BASE_UPPER bits of value written to the discrete bits of value written to the GCR_CUSTOM_BASE_UPPER bi		_		-
int36 input input optional GIC external interrupt int37 input optional GIC external interrupt int38 input optional input optional GIC external interrupt int38 input optional input optional GIC external interrupt int39 input optional GIC external interrupt int39 input optional GIC external interrupt ej.disable_probe_debug input optional GIC ej.disable_probe_debug ejtagbrk_override input optional GIC ej.disable_probe_debug input optional GIC ej.dint in GCR_CUSTOM_BASE output optional GIC ej.dint in GCR_CUSTOM_BASE output optional Provides the least significant 32-bits of the value written to the GCR_CUSTOM_BASE register. Second half of GCR_CUSTOM_BASE output. GCR_CUSTOM_BASE_UPPER output optional Provides the most significant 32-bits of value written to the GCR_CUSTOM_BASE register. First half of GCR_CUSTOM_BASE output. yq_CPU0 input optional Yield qualifier yq_COPU0 input		_		_
int37 input optional GIC external interrupt int38 input optional GIC external interrupt int39 input optional GIC external interrupt input optional GIC external interrupt input optional GIC ej.disable_probe_debug input optional GIC ej.disable_probe_debug ejtagbrk_override input optional GIC ej.disable_probe_debug ejtagbrk_override input optional GIC ej.dint.in GCR_CUSTOM_BASE output optional input optional gIC ej.dint.in GCR_CUSTOM_BASE output optional option		input	_	-
int38 input optional GIC external interrupt int39 input optional GIC external interrupt ej.disable_probe_debug input optional GIC ej.disable_probe_debug ej.disable_probe_debug input optional GIC ej.disable_probe_debug ej.dint.in optional GIC ej.disable_probe_debug ej.dint.in input optional GIC ej.dint.in GCR_CUSTOM_BASE output optional GIC ej.dint.in GCR_CUSTOM_BASE output optional provides the least significant 32-bits of the value written to the GCR_CUSTOM_BASE_HI and GCR_CUS		input	_	_
int39 input optional GIC external interrupt ej.disable_probe.debug input optional GIC ej.disable_probe.debug ejtagbrk_override ej.dint.in input optional GIC ej.dint.in GCR_CUSTOM_BASE output optional GIC ej.dint.in GCR_CUSTOM_BASE output optional GIC ej.dint.in GCR_CUSTOM_BASE output optional provides the least significant 32-bits of the value written to the GCR_CUSTOM_BASE_HI and GCR	int37	input	optional	_
ej.disable_probe_debug ejtagbrk.override ej.dint.in GCR_CUSTOM_BASE output GCR_CUSTOM_BASE Output Optional GIC ej.dint.in GCR_CUSTOM_BASE Output Optional Optional GIC ej.dint.in GCR_CUSTOM_BASE Output Optional Optional Optional GIC ej.dint.in GCR_CUSTOM_BASE Output Optional Optiona	int38	input	optional	GIC external interrupt
ejtagbrk.override ej.dint.in GCR.CUSTOM.BASE Output Optional GIC ej.dint.in GCR.CUSTOM.BASE Output Optional GIC ej.dint.in GCR.CUSTOM.BASE Output Optional Provides the least significant 32-bits of the value written to the GCR_CUSTOM.BASE register. Second half of GCR_CUSTOM.BASE.HI and GCR_CUSTOM.BASE output. GCR.CUSTOM.BASE.UPPER Output Optional Provides the most significant 32-bits of value written to the the GCR_CUSTOM.BASE.HI and GCR_CUSTOM.BASE.HI an	int39	input	optional	GIC external interrupt
ej.dint.in input optional GIC ej.dint.in GCR_CUSTOM_BASE output optional Frovides the least significant 32-bits of the value written to the GCR_CUSTOM_BASE_register. Second half of GCR_CUSTOM_BASE_HI and GC	ej_disable_probe_debug	input	optional	GIC ej_disable_probe_debug
GCR_CUSTOM_BASE output optional o	ejtagbrk_override	input	optional	GIC ejtagbrk_override
bits of the value written to the GCR_CUSTOM_BASE_register. Second half of GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_utput. GCR_CUSTOM_BASE_utper. Second half of GCR_CUSTOM_BASE_utput. QCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_register. First half of GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_utput. QCR_CUUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_register. First half of GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_register. First half of GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_register. First half of GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_utput and GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_utput. Provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_utput. P	ej_dint_in	input	optional	GIC ej_dint_in
bits of the value written to the GCR_CUSTOM_BASE register. Second half of GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_UPPER bits of value written to the the GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_UPPER bits of value written to the the GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_UPPER bits of value written to the the GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_UPPER bits of value written to the the GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_UPPER bits of value written to the the GCR_CUSTOM_BASE_HI and GCR_USTOM_BASE_HI and GCR_CUSTOM_BASE_HI	GCR_CUSTOM_BASE	output	optional	Provides the least significant 32-
GCR_CUSTOM_BASE_UPPER output optional provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_HI and GCR_CUSTOM		•	_	bits of the value written to the
GCR_CUSTOM_BASE_UPPER output optional provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE_HI and GCR_CUSTOM				GCR_CUSTOM_BASE register. Sec-
GCR_CUSTOM_BASE_UPPER output optional provides the most significant 32-bits of value written to the the GCR_CUSTOM_BASE register. First half of GCR_CUSTOM_BASE output. yq_CPU0 input optional yield qualifier yq_CP				
GCR_CUSTOM_BASE_UPPER Output Optional Optio				
bits of value written to the the GCR_CUSTOM_BASE register. First half of GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_UDEN. yq_CPU0 input optional Yield qualifier yq_1_CPU0 input optional Yield qualifier yq_2_CPU0 input optional Yield qualifier yq_3_CPU0 input optional Yield qualifier yq_4_CPU0 input optional Yield qualifier yq_5_CPU0 input optional Yield qualifier yq_11_CPU0 input optional Yield qualifier yq_12_CPU0 input optional Yield qualifier yq_13_CPU0 input optional Yield qualifier yq_14_CPU0 input optional Yield qualifier yq_15_CPU0 input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwintol_CPU0_VPE0 input optional External interrupt	GCR_CUSTOM_BASE_UPPER	output	optional	1
GCR_CUSTOM_BASE_register. First half of GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_Output.		o sarap sara		0
half of GCR_CUSTOM_BASE_HI and GCR_CUSTOM_BASE_Output. yq_CPU0 input optional Yield qualifier yq_1_CPU0 input optional Yield qualifier yq_1_CPU0 input optional Yield qualifier yq_2_CPU0 input optional Yield qualifier yq_3_CPU0 input optional Yield qualifier yq_3_CPU0 input optional Yield qualifier yq_4_CPU0 input optional Yield qualifier yq_5_CPU0 input optional Yield qualifier yq_6_CPU0 input optional Yield qualifier yq_7_CPU0 input optional Yield qualifier yq_6_CPU0 input optional Yield qualifier				
yq_CPU0 input optional Yield qualifier yq0_CPU0 input optional Yield qualifier yq1_CPU0 input optional Yield qualifier yq1_CPU0 input optional Yield qualifier yq2_CPU0 input optional Yield qualifier yq3_CPU0 input optional Yield qualifier yq4_CPU0 input optional Yield qualifier yq4_CPU0 input optional Yield qualifier yq5_CPU0 input optional Yield qualifier yq6_CPU0 input optional Yield qualifier yq6_CPU0 input optional Yield qualifier yq7_CPU0 input optional Yield qualifier yq8_CPU0 input optional Yield qualifier yq9_CPU0 input optional Yield qualifier yq1_CPU0 input optional Xield qualifier input optional Xield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint0_CPU0_VPE0 input optional External interrupt				
yq-CPU0 input optional Yield qualifier yq0.CPU0 input optional Yield qualifier yq1.CPU0 input optional Yield qualifier yq2.CPU0 input optional Yield qualifier yq3.CPU0 input optional Yield qualifier yq4.CPU0 input optional Yield qualifier yq5.CPU0 input optional Yield qualifier yq6.CPU0 input optional Yield qualifier yq6.CPU0 input optional Yield qualifier yq7.CPU0 input optional Yield qualifier yq8.CPU0 input optional Yield qualifier yq9.CPU0 input optional Yield qualifier yq9.CPU0 input optional Yield qualifier yq1.CPU0 input optional Xield qualifier yq1.CPU0.VPE0 input optional External interrupt hwint0.CPU0.VPE0 input optional External interrupt				
yq0_CPU0 input optional Yield qualifier yq1_CPU0 input optional Yield qualifier yq2_CPU0 input optional Yield qualifier yq3_CPU0 input optional Yield qualifier yq4_CPU0 input optional Yield qualifier yq5_CPU0 input optional Yield qualifier yq6_CPU0 input optional Yield qualifier yq7_CPU0 input optional Yield qualifier yq8_CPU0 input optional Yield qualifier yq8_CPU0 input optional Yield qualifier yq9_CPU0 input optional Yield qualifier yq1_CPU0 input optional Yield qualifier yq1_CPU0_VPE0 input optional Debug external interrupt hwint0_CPU0_VPE0 input optional External interrupt	va_CPU0	input	optional	_
yq1_CPU0 input optional Yield qualifier yq2_CPU0 input optional Yield qualifier yq3_CPU0 input optional Yield qualifier yq4_CPU0 input optional Yield qualifier yq5_CPU0 input optional Yield qualifier yq6_CPU0 input optional Yield qualifier yq7_CPU0 input optional Yield qualifier yq8_CPU0 input optional Yield qualifier yq9_CPU0 input optional Yield qualifier yq9_CPU0 input optional Yield qualifier yq1_CPU0 input optional Yield qualifier yq1_CPU0_VPE0 input optional Debug external interrupt hwint0_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt		_	_	_
yq2_CPU0 input optional Yield qualifier yq3_CPU0 input optional Yield qualifier yq4_CPU0 input optional Yield qualifier yq5_CPU0 input optional Yield qualifier yq6_CPU0 input optional Yield qualifier yq7_CPU0 input optional Yield qualifier yq8_CPU0 input optional Yield qualifier yq9_CPU0 input optional Yield qualifier yq9_CPU0 input optional Yield qualifier yq10_CPU0 input optional Yield qualifier yq11_CPU0 input optional Yield qualifier yq12_CPU0 input optional Yield qualifier yq12_CPU0 input optional Yield qualifier yq13_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint0_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt	0 2	_	_	
yq3_CPU0 input optional Yield qualifier yq4_CPU0 input optional Yield qualifier yq5_CPU0 input optional Yield qualifier yq6_CPU0 input optional Yield qualifier yq7_CPU0 input optional Yield qualifier yq8_CPU0 input optional Yield qualifier yq8_CPU0 input optional Yield qualifier yq9_CPU0 input optional Yield qualifier yq10_CPU0 input optional Yield qualifier yq11_CPU0 input optional Yield qualifier yq12_CPU0 input optional Yield qualifier yq13_CPU0 input optional Yield qualifier yq13_CPU0 input optional Yield qualifier yq13_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint0_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt	0 2	_	_	_
yq4_CPU0 input optional Yield qualifier yq5_CPU0 input optional Yield qualifier yq6_CPU0 input optional Yield qualifier yq7_CPU0 input optional Yield qualifier yq8_CPU0 input optional Yield qualifier yq9_CPU0 input optional Yield qualifier yq10_CPU0 input optional Yield qualifier yq10_CPU0 input optional Yield qualifier yq11_CPU0 input optional Yield qualifier yq12_CPU0 input optional Yield qualifier yq13_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint0_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt		_	*	
yq5_CPU0 input optional Yield qualifier yq6_CPU0 input optional Yield qualifier yq7_CPU0 input optional Yield qualifier yq8_CPU0 input optional Yield qualifier yq9_CPU0 input optional Yield qualifier yq10_CPU0 input optional Yield qualifier yq11_CPU0 input optional Yield qualifier yq12_CPU0 input optional Yield qualifier yq13_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint1_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt	0 1	_	-	
yq6_CPU0 input optional Yield qualifier yq8_CPU0 input optional Yield qualifier yq9_CPU0 input optional Yield qualifier yq10_CPU0 input optional Yield qualifier yq11_CPU0 input optional Yield qualifier yq12_CPU0 input optional Yield qualifier yq12_CPU0 input optional Yield qualifier yq13_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint1_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt	0 2	_	*	
yq7_CPU0 input optional Yield qualifier yq8_CPU0 input optional Yield qualifier yq9_CPU0 input optional Yield qualifier yq10_CPU0 input optional Yield qualifier yq11_CPU0 input optional Yield qualifier yq12_CPU0 input optional Yield qualifier yq13_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint1_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt		_	•	
yq8_CPU0 input optional Yield qualifier yq9_CPU0 input optional Yield qualifier yq10_CPU0 input optional Yield qualifier yq11_CPU0 input optional Yield qualifier yq12_CPU0 input optional Yield qualifier yq13_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint1_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt	va7 CPH0			Vield qualifier
yq9_CPU0 input optional Yield qualifier yq10_CPU0 input optional Yield qualifier yq11_CPU0 input optional Yield qualifier yq12_CPU0 input optional Yield qualifier yq13_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint0_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt		_	-	
yq10_CPU0 input optional Yield qualifier yq11_CPU0 input optional Yield qualifier yq12_CPU0 input optional Yield qualifier yq13_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint0_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt				-
yq11_CPU0 input optional Yield qualifier yq12_CPU0 input optional Yield qualifier yq13_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint0_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt	0 1	_		_
yq12_CPU0 input optional Yield qualifier yq13_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint0_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt	0 2		_	_
yq13_CPU0 input optional Yield qualifier yq14_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint0_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt			_	_
yq14_CPU0 input optional Yield qualifier yq15_CPU0 input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint0_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt			_	_
yq15_CPU0 input optional Yield qualifier dint_CPU0_VPE0 input optional Debug external interrupt hwint0_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt	0 2			
dint_CPU0_VPE0 input optional Debug external interrupt hwint0_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt	5 2			-
hwint0_CPU0_VPE0 input optional External interrupt hwint1_CPU0_VPE0 input optional External interrupt	0 1		_	-
hwint1_CPU0_VPE0 input optional External interrupt			_	
* * *			_	_
hwint2 CPU0 VPE0 input ontional External interrupt		_	-	_
mput optional Executa mortupe	hwint2_CPU0_VPE0	input	optional	External interrupt

hwint3_CPU0_VPE0	input	optional	External interrupt
hwint4_CPU0_VPE0	input	optional	External interrupt
hwint5_CPU0_VPE0	input	optional	External interrupt
nmi_CPU0_VPE0	input	optional	Non-maskable external interrupt
EICPresent_CPU0_VPE0	input	optional	Input signal SI_EICPresent per VPE
EIC_RIPL_CPU0_VPE0	input	optional	External interrupt controller RIPL (alias
		_	of hwint0 - 5 or 7)
EIC_EICSS_CPU0_VPE0	input	optional	External interrupt controller EICSS
EIC_VectorNum_CPU0_VPE0	input	optional	External interrupt controller vector num-
		_	ber
EIC_VectorOffset_CPU0_VPE0	input	optional	External interrupt controller vector offset
intISS_CPU0_VPE0	output	optional	True when interrupt request is serviced
causeTI_CPU0_VPE0	output	optional	True when timer interrupt expires
causeIP0_CPU0_VPE0	output	optional	Raised for software interrupt request IP0
causeIP1_CPU0_VPE0	output	optional	Raised for software interrupt request IP1
si_sleep_CPU0_VPE0	output	optional	True when the VPE is in WAIT state
hwint0	input	optional	External interrupt for compatibility
vc_run_CPU0_VPE0	input	optional	Set to force stop of execution on processor
			VPE (simulation control only)
dint_CPU0_VPE1	input	optional	Debug external interrupt
hwint0_CPU0_VPE1	input	optional	External interrupt
hwint1_CPU0_VPE1	input	optional	External interrupt
hwint2_CPU0_VPE1	input	optional	External interrupt
hwint3_CPU0_VPE1	input	optional	External interrupt
hwint4_CPU0_VPE1	input	optional	External interrupt
hwint5_CPU0_VPE1	input	optional	External interrupt
nmi_CPU0_VPE1	input	optional	Non-maskable external interrupt
EICPresent_CPU0_VPE1	input	optional	Input signal SI_EICPresent per VPE
EIC_RIPL_CPU0_VPE1	input	optional	External interrupt controller RIPL (alias
			of hwint0 - 5 or 7)
EIC_EICSS_CPU0_VPE1	input	optional	External interrupt controller EICSS
EIC_VectorNum_CPU0_VPE1	input	optional	External interrupt controller vector num-
			ber
EIC_VectorOffset_CPU0_VPE1	input	optional	External interrupt controller vector offset
intISS_CPU0_VPE1	output	optional	True when interrupt request is serviced
causeTI_CPU0_VPE1	output	optional	True when timer interrupt expires
causeIP0_CPU0_VPE1	output	optional	Raised for software interrupt request IP0
causeIP1_CPU0_VPE1	output	optional	Raised for software interrupt request IP1
si_sleep_CPU0_VPE1	output	optional	True when the VPE is in WAIT state
vc_run_CPU0_VPE1	input	optional	Set to force stop of execution on processor
			VPE (simulation control only)
yq_CPU1	input	optional	Yield qualifier
yq0_CPU1	input	optional	Yield qualifier
yq1_CPU1	input	optional	Yield qualifier
yq2_CPU1	input	optional	Yield qualifier

o CDIII			37: 11 1:0
yq3_CPU1	input	optional	Yield qualifier
yq4_CPU1	input	optional	Yield qualifier
yq5_CPU1	input	optional	Yield qualifier
yq6_CPU1	input	optional	Yield qualifier
yq7_CPU1	input	optional	Yield qualifier
yq8_CPU1	input	optional	Yield qualifier
yq9_CPU1	input	optional	Yield qualifier
yq10_CPU1	input	optional	Yield qualifier
yq11_CPU1	input	optional	Yield qualifier
yq12_CPU1	input	optional	Yield qualifier
yq13_CPU1	input	optional	Yield qualifier
yq14_CPU1	input	optional	Yield qualifier
yq15_CPU1	input	optional	Yield qualifier
dint_CPU1_VPE0	input	optional	Debug external interrupt
hwint0_CPU1_VPE0	input	optional	External interrupt
hwint1_CPU1_VPE0	input	optional	External interrupt
hwint2_CPU1_VPE0	input	optional	External interrupt
hwint3_CPU1_VPE0	input	optional	External interrupt
hwint4_CPU1_VPE0	input	optional	External interrupt
hwint5_CPU1_VPE0	input	optional	External interrupt
nmi_CPU1_VPE0	input	optional	Non-maskable external interrupt
EICPresent_CPU1_VPE0	input	optional	Input signal SLEICPresent per VPE
EIC_RIPL_CPU1_VPE0	input	optional	External interrupt controller RIPL (alias
		_	of hwint0 - 5 or 7)
EIC_EICSS_CPU1_VPE0	input	optional	External interrupt controller EICSS
EIC_VectorNum_CPU1_VPE0	input	optional	External interrupt controller vector num-
			ber
EIC_VectorOffset_CPU1_VPE0	input	optional	External interrupt controller vector offset
intISS_CPU1_VPE0	output	optional	True when interrupt request is serviced
causeTI_CPU1_VPE0	output	optional	True when timer interrupt expires
causeIP0_CPU1_VPE0	output	optional	Raised for software interrupt request IP0
causeIP1_CPU1_VPE0	output	optional	Raised for software interrupt request IP1
si_sleep_CPU1_VPE0	output	optional	True when the VPE is in WAIT state
vc_run_CPU1_VPE0	input	optional	Set to force stop of execution on processor
	•	1	VPE (simulation control only)
dint_CPU1_VPE1	input	optional	Debug external interrupt
hwint0_CPU1_VPE1	input	optional	External interrupt
hwint1_CPU1_VPE1	input	optional	External interrupt
hwint2_CPU1_VPE1	input	optional	External interrupt
hwint3_CPU1_VPE1	input	optional	External interrupt
hwint4_CPU1_VPE1	input	optional	External interrupt
hwint5_CPU1_VPE1	input	optional	External interrupt
nmi_CPU1_VPE1	input	optional	Non-maskable external interrupt
EICPresent_CPU1_VPE1	input	optional	Input signal SLEICPresent per VPE
EIOF resemt_OF U1_VFE1	шрит	optional	Input signal 51_E1CPresent per VPE

EIC_RIPL_CPU1_VPE1	input	optional	External interrupt controller RIPL (alias
	Input	optionar	of hwint0 - 5 or 7)
EIC_EICSS_CPU1_VPE1	input	optional	External interrupt controller EICSS
EIC_VectorNum_CPU1_VPE1	input	optional	External interrupt controller vector num-
	mpat	optional	ber
EIC_VectorOffset_CPU1_VPE1	input	optional	External interrupt controller vector offset
intISS_CPU1_VPE1	output	optional	True when interrupt request is serviced
causeTI_CPU1_VPE1	output	optional	True when timer interrupt expires
causeIP0_CPU1_VPE1	output	optional	Raised for software interrupt request IP0
causeIP1_CPU1_VPE1	output	optional	Raised for software interrupt request IP1
si_sleep_CPU1_VPE1	output	optional	True when the VPE is in WAIT state
vc_run_CPU1_VPE1	input	optional	Set to force stop of execution on processor
		_	VPE (simulation control only)
yq_CPU2	input	optional	Yield qualifier
yq0_CPU2	input	optional	Yield qualifier
yq1_CPU2	input	optional	Yield qualifier
yq2_CPU2	input	optional	Yield qualifier
yq3_CPU2	input	optional	Yield qualifier
yq4_CPU2	input	optional	Yield qualifier
yq5_CPU2	input	optional	Yield qualifier
yq6_CPU2	input	optional	Yield qualifier
yq7_CPU2	input	optional	Yield qualifier
yq8_CPU2	input	optional	Yield qualifier
yq9_CPU2	input	optional	Yield qualifier
yq10_CPU2	input	optional	Yield qualifier
yq11_CPU2	input	optional	Yield qualifier
yq12_CPU2	input	optional	Yield qualifier
yq13_CPU2	input	optional	Yield qualifier
yq14_CPU2	input	optional	Yield qualifier
yq15_CPU2	input	optional	Yield qualifier
dint_CPU2_VPE0	input	optional	Debug external interrupt
hwint0_CPU2_VPE0	input	optional	External interrupt
hwint1_CPU2_VPE0	input	optional	External interrupt
hwint2_CPU2_VPE0	input	optional	External interrupt
hwint3_CPU2_VPE0	input	optional	External interrupt
hwint4_CPU2_VPE0	input	optional	External interrupt
hwint5_CPU2_VPE0	input	optional	External interrupt
nmi_CPU2_VPE0	input	optional	Non-maskable external interrupt
EICPresent_CPU2_VPE0	input	optional	Input signal SLEICPresent per VPE
EIC_RIPL_CPU2_VPE0	input	optional	External interrupt controller RIPL (alias
			of hwint0 - 5 or 7)
EIC_EICSS_CPU2_VPE0	input	optional	External interrupt controller EICSS
EIC_VectorNum_CPU2_VPE0	input	optional	External interrupt controller vector num-
			ber
EIC_VectorOffset_CPU2_VPE0	input	optional	External interrupt controller vector offset

intISS_CPU2_VPE0	output	optional	True when interrupt request is serviced
causeTI_CPU2_VPE0	output	optional	True when timer interrupt expires
causeIP0_CPU2_VPE0	output	optional	Raised for software interrupt request IP0
causeIP1_CPU2_VPE0	output	optional	Raised for software interrupt request IP1
si_sleep_CPU2_VPE0	output	optional	True when the VPE is in WAIT state
vc_run_CPU2_VPE0	input	optional	Set to force stop of execution on processor
	_	_	VPE (simulation control only)
dint_CPU2_VPE1	input	optional	Debug external interrupt
hwint0_CPU2_VPE1	input	optional	External interrupt
hwint1_CPU2_VPE1	input	optional	External interrupt
hwint2_CPU2_VPE1	input	optional	External interrupt
hwint3_CPU2_VPE1	input	optional	External interrupt
hwint4_CPU2_VPE1	input	optional	External interrupt
hwint5_CPU2_VPE1	input	optional	External interrupt
nmi_CPU2_VPE1	input	optional	Non-maskable external interrupt
EICPresent_CPU2_VPE1	input	optional	Input signal SI_EICPresent per VPE
EIC_RIPL_CPU2_VPE1	input	optional	External interrupt controller RIPL (alias
		_	of hwint0 - 5 or 7)
EIC_EICSS_CPU2_VPE1	input	optional	External interrupt controller EICSS
EIC_VectorNum_CPU2_VPE1	input	optional	External interrupt controller vector num-
		_	ber
EIC_VectorOffset_CPU2_VPE1	input	optional	External interrupt controller vector offset
intISS_CPU2_VPE1	output	optional	True when interrupt request is serviced
causeTI_CPU2_VPE1	output	optional	True when timer interrupt expires
causeIP0_CPU2_VPE1	output	optional	Raised for software interrupt request IP0
causeIP1_CPU2_VPE1	output	optional	Raised for software interrupt request IP1
si_sleep_CPU2_VPE1	output	optional	True when the VPE is in WAIT state
vc_run_CPU2_VPE1	input	optional	Set to force stop of execution on processor
			VPE (simulation control only)
yq_CPU3	input	optional	Yield qualifier
yq0_CPU3	input	optional	Yield qualifier
yq1_CPU3	input	optional	Yield qualifier
yq2_CPU3	input	optional	Yield qualifier
yq3_CPU3	input	optional	Yield qualifier
yq4_CPU3	input	optional	Yield qualifier
yq5_CPU3	input	optional	Yield qualifier
yq6_CPU3	input	optional	Yield qualifier
yq7_CPU3	input	optional	Yield qualifier
yq8_CPU3	input	optional	Yield qualifier
yq9_CPU3	input	optional	Yield qualifier
yq10_CPU3	input	optional	Yield qualifier
yq11_CPU3	input	optional	Yield qualifier
yq12_CPU3	input	optional	Yield qualifier
yq13_CPU3	input	optional	Yield qualifier
yq14_CPU3	input	optional	Yield qualifier

	T -		
yq15_CPU3	input	optional	Yield qualifier
dint_CPU3_VPE0	input	optional	Debug external interrupt
hwint0_CPU3_VPE0	input	optional	External interrupt
hwint1_CPU3_VPE0	input	optional	External interrupt
hwint2_CPU3_VPE0	input	optional	External interrupt
hwint3_CPU3_VPE0	input	optional	External interrupt
hwint4_CPU3_VPE0	input	optional	External interrupt
hwint5_CPU3_VPE0	input	optional	External interrupt
nmi_CPU3_VPE0	input	optional	Non-maskable external interrupt
EICPresent_CPU3_VPE0	input	optional	Input signal SI_EICPresent per VPE
EIC_RIPL_CPU3_VPE0	input	optional	External interrupt controller RIPL (alias
			of hwint0 - 5 or 7)
EIC_EICSS_CPU3_VPE0	input	optional	External interrupt controller EICSS
EIC_VectorNum_CPU3_VPE0	input	optional	External interrupt controller vector num-
			ber
EIC_VectorOffset_CPU3_VPE0	input	optional	External interrupt controller vector offset
intISS_CPU3_VPE0	output	optional	True when interrupt request is serviced
causeTI_CPU3_VPE0	output	optional	True when timer interrupt expires
causeIP0_CPU3_VPE0	output	optional	Raised for software interrupt request IP0
causeIP1_CPU3_VPE0	output	optional	Raised for software interrupt request IP1
si_sleep_CPU3_VPE0	output	optional	True when the VPE is in WAIT state
vc_run_CPU3_VPE0	input	optional	Set to force stop of execution on processor
	1	1	VPE (simulation control only)
dint_CPU3_VPE1	input	optional	Debug external interrupt
hwint0_CPU3_VPE1	input	optional	External interrupt
hwint1_CPU3_VPE1	input	optional	External interrupt
hwint2_CPU3_VPE1	input	optional	External interrupt
hwint3_CPU3_VPE1	input	optional	External interrupt
hwint4_CPU3_VPE1	input	optional	External interrupt
hwint5_CPU3_VPE1	input	optional	External interrupt
nmi_CPU3_VPE1	input	optional	Non-maskable external interrupt
EICPresent_CPU3_VPE1	input	optional	Input signal SI_EICPresent per VPE
EIC_RIPL_CPU3_VPE1	input	optional	External interrupt controller RIPL (alias
	P	P	of hwint0 - 5 or 7)
EIC_EICSS_CPU3_VPE1	input	optional	External interrupt controller EICSS
EIC_VectorNum_CPU3_VPE1	input	optional	External interrupt controller vector num-
Brozycotorryamietr 60-yr Er	Inpat	optional	ber
EIC_VectorOffset_CPU3_VPE1	input	optional	External interrupt controller vector offset
intISS_CPU3_VPE1	output	optional	True when interrupt request is serviced
causeTI_CPU3_VPE1	output	optional	True when timer interrupt expires
causeIP0_CPU3_VPE1	output	optional	Raised for software interrupt request IP0
causeIP1_CPU3_VPE1	output	optional	Raised for software interrupt request IP1
si_sleep_CPU3_VPE1	output	optional	True when the VPE is in WAIT state
vc_run_CPU3_VPE1	input	optional	Set to force stop of execution on processor
	mpat	op in in in	VPE (simulation control only)
			, i i (simulation contitor only)

Table 6.1: Net Ports

FIFO Ports

This model has no FIFO ports.

Formal Parameters

Name	Type	Description
variant	Enumeration	Processor variant
endian	Endian	Model endian
cacheenable	Enumeration	Select cache model mode (default, tag or full)
cachedebug	Uns32	Cache debug flags
cacheextbiuinfo	Pointer	Pointer to platform-provided BIU cache info struc-
		ture
mipsHexFile	String	Load a MIPS hex file (test-mode)
IMPERAS_MIPS_AVP_OPCODES	Boolean	Enable MIPS-specific magic Pass/Fail opcodes (specific for AVP test termination)
cacheIndexBypassTLB	Boolean	When set, cache index ops do not generate TLB
		exceptions
MIPS_TRACE	Boolean	Enable MIPS-format trace output
gprNames	Boolean	Disassemble the register names from the default
		ABI instead of register numbers for MIPS-format
		trace output
supervisorMode	Boolean	Override whether processor implements supervisor
		mode
busErrors	Boolean	Override bus error exception behavior. When true,
		accesses of memory not defined by platform will
		cause bus error exceptions
fixedMMU	Boolean	Override the MMU type to fixed mapping when
		true (sets Config.MT=3, Config.KU/K23=2 and
C IDI D C:	D I	Config1.MMUSizeM1=0)
${\rm fixedDbgRegSize}$	Boolean	Enable applications to debug on P5600 with GDB version 2015.06-05 and prior
removeDSP	Boolean	Override the DSP-present configuration when true
		(sets Config3.DSPP/DSP2P=0)
removeCMP	Boolean	Override the CMP-Present configuration when true
		(sets Config3.CMGCR and GCR_BASE to 0)
removeFP	Boolean	Override the FP-Present configuration when true (sets Config1.FP to 0)
removeFTLB	Boolean	Override the FTLBEn configuration when true
		(disable FTLB)
isISA	Boolean	Enable to specify ISA model (reset address from
		ELF, all coprocessors enabled)
hiddenTLBentries	Boolean	Deprecated - Instead set config1MMUSizeM1 to
		maximum value to improve performance
perfCounters	Uns32	Performance Counters
ITCNumEntries	Uns32	Specify number of ITC cells present (MT cores
		only)

IECN DIDO	11 20	
ITCNumFIFO	Uns32	Specify number of ITC FIFO cells in reference ITC
ITCELEOD 41	II20	implementation (MT cores only) Specify ITC FIFO cell depth. By default supports
ITCFIFODepth	Uns32	
ITTOTAL A CO. D. A	D 1	4.
ITCEmptyOnReset	Boolean	Specify ITC E/F cells reset to a known empty state.
MTFPU	Uns32	Enable multi-threaded FPU (1:old mttc1 behavior,
		2:new mttc1 behavior)
supportDenormals	Boolean	Enable to specify that the FPU supports denormal
		operands and results
VPE0MaxTC	Uns32	Specifies the maximum TCs initially on VPE0. Ig-
		nored if less than two VPEs configured.
VPE1MaxTC	Uns32	Specifies the maximum TCs initially on VPE1. Ig-
		nored if less than three VPEs configured.
mpuRegions	Uns32	Number of regions for memory protection unit
mpuType	Uns32	Type of MPU implementation
mpuEnable	Boolean	Enable MPU2 segment control at reset
mpuSegment0	Uns32	Attributes for segment 0 in MPU2 SegmentCon-
•		trol_0 register
mpuSegment1	Uns32	Attributes for segment 1 in MPU2 SegmentCon-
1 0		trol_0 register
mpuSegment2	Uns32	Attributes for segment 2 in MPU2 SegmentCon-
p 40 082	011302	trol_0 register
mpuSegment3	Uns32	Attributes for segment 3 in MPU2 SegmentCon-
mpubegmento	011502	trol-0 register
mpuSegment4	Uns32	Attributes for segment 4 in MPU2 SegmentCon-
mpusegment4	Ulisaz	trol_1 register
mpuSegment5	Uns32	Attributes for segment 5 in MPU2 SegmentCon-
mpusegments	Ulis52	
G 46	II 20	trol_1 register
mpuSegment6	Uns32	Attributes for segment 6 in MPU2 SegmentCon-
C 47	II 20	trol_1 register
mpuSegment7	Uns32	Attributes for segment 7 in MPU2 SegmentCon-
9 10	11 00	trol_1 register
mpuSegment8	Uns32	Attributes for segment 8 in MPU2 SegmentCon-
		trol_2 register
mpuSegment9	Uns32	Attributes for segment 9 in MPU2 SegmentCon-
		trol_2 register
mpuSegment10	Uns32	Attributes for segment 10 in MPU2 SegmentCon-
		trol_2 register
mpuSegment11	Uns32	Attributes for segment 11 in MPU2 SegmentCon-
		trol_2 register
mpuSegment12	Uns32	Attributes for segment 12 in MPU2 SegmentCon-
		trol_3 register
mpuSegment13	Uns32	Attributes for segment 13 in MPU2 SegmentCon-
		trol_3 register
mpuSegment14	Uns32	Attributes for segment 14 in MPU2 SegmentCon-
		trol_3 register
mpuSegment15	Uns32	Attributes for segment 15 in MPU2 SegmentCon-
		trol_3 register
mvpconf0vpe	Uns32	Override MVPConf0.PVPE
tcDisable	Uns32	Number of disabled TCs
vpeDisable	Uns32	Number of disabled VPEs
mvpconf0tc	Uns32	Override MVPConf0.PTC
mvpconf0pcp	Boolean	Override MVPConf0.PTC Override MVPConf0.PCP
mvpconf0tcp	Boolean	Override MVPConf0.TCP
mvpconf1c1f	Boolean	Override MVPConf.C1F
${\it mvpcontrolPolicyMode}$	Boolean	Override MVPControl.POLICY_MODE

hasFDC	Uns32	Specify the size of Fast Debug Channel register
		block
licenseWarningDays	Uns32	Specify the number of days before a license expires
		to start issuing a warning. 0 disables warnings.
MIPS_UHI	Boolean	Enable MIPS-Unified Hosting interface
mipsUhiArgs	String	Specifies UHI arguments string separated by spaces
mipsUhiJail	String	Specifies UHI jailroot
MIPS_DV_MODE	Boolean	Enable Design Verification mode
MIPS_MAGIC_OPCODES	Boolean	Enable MIPS-specific magic Pass/Fail opcodes
enableTrickbox	Boolean	Enable trickbox addresses (specific for AVP)
fpuexcdisable	Boolean	Disable FPU exceptions
TRU_PRESENT	Boolean	Disable or Enable based on TRU presence to con-
	Boolean	trol certain fields (e.x.perfCtl.PCTD
ucLLwordsLocked	Uns32	Numbers of words (4 byte) an uncached LL is lock-
		ing. Maximum: 4K
FUSA	Boolean	Enable Functional Safety
CPC_FAULT_SUPPORTED	Uns32	Specify the value for Functional Safety Supported
	***	register
CPC_FAULT_ENABLE	Uns32	Specify the value for Functional Safety Enable reg-
		ister
cop2Bits	Uns32	Specifies width in bits of COP2 registers (32 or 64)
cop2FileName	String	Specifies COP2 dynamically-loaded object
		(.so/.dll) defining COP2 instructions
udiConfig	Int32	Specifies UDI configuration attribute
udiFileName	String	Specifies UDI dynamically-loaded object (.so/.dll)
		defining UDI instructions
vectoredinterrupt	Boolean	Enables vectored interrupts (sets Config3 VInt)
externalinterrupt	Boolean	Enables the use of an external interrupt controller
•		(sets Config3 VEIC)
config3VEIC_VPE0	Boolean	Enables an external interrupt controller on VPE0
		(sets Config3 VEIC)
config3VEIC_VPE1	Boolean	Enables an external interrupt controller on VPE1
00		(sets Config3 VEIC)
config3VEIC_VPE2	Boolean	Enables an external interrupt controller on VPE2
comigo (210 _ (1 12	Boolean	(sets Config3 VEIC)
config3VEIC_VPE3	Boolean	Enables an external interrupt controller on VPE3
comigo v E1C_v1 E5	Doolean	(sets Config3 VEIC)
rootFixedMMU	Boolean	Override the root MMU type to fixed map-
TOOLFIXEUMINIO	Doolean	ping when true (sets Config.MT=3 and Con-
		, ,
ANALTO: M1	TI 90	fig.KU/K23=2)
rootMMUSizeM1	Uns32	Override the root MMUSizeM1 field in Config1 reg-
. ITTOG	***	ister (number of MMU entries-1)
srsctlHSS	Uns32	Override the HSS field in SRSCtl register (number
		of shadow register sets)
firPS	Uns32	Override the PS field in FIR register
firHas2008	Uns32	Override the Has2008 field in FIR register
usePreciseFpu	Uns32	Use the precise Floating Point emulation
simulateLite	Enumeration	Run Simulation with optimization. There are
		several optimizations which coule be combined
		(NONE, FS, MA or FSMA)
pridCompanyOptions	Uns32	Override the Company Options field in PRId reg-
<u>-</u> - •		ister
pridRevision	Uns32	Override the Revision field in PRId register
globalClusterNum	Uns32	Override the ClusterNum field in GlobalNumber
	J	register
intctlIPTI	Uns32	Override the IPTI field in IntCtl register
HILOUILE 11	UIIS3Z	Override the 11-11 held in intoti register

intctlIPFDC	Uns32	Override the IPFDC field in IntCtl register
intctlIPPCI	Uns32	Override the IPPCI field in IntCtl register
numWatch	Uns32	Specify number of WatchLo/WatchHi register pairs
maxVP	Uns32	Specify maximum number of Virtual Processors
		present in a core
numVP	Uns32	Specify number of Virtual Processors to be present
numVPtoStart	Uns32	Specify number of Virtual Processors to be started
${\it shared TLB} index$	Uns32	Specify first shared TLB Index between Virtual Cores
xconfigSpecified	Boolean	True if the configuration comes from a valid xconfig file
intctlIPTI_CPU0_VP0	Uns32	Override the IPTI field in IntCtl register for CPU0/VP0
intctlIPTI_CPU0_VP1	Uns32	Override the IPTI field in IntCtl register for CPU0/VP1
intctlIPTI_CPU0_VP2	Uns32	Override the IPTI field in IntCtl register for CPU0/VP2
intctlIPTI_CPU0_VP3	Uns32	Override the IPTI field in IntCtl register for CPU0/VP3
intctlIPTI_CPU1_VP0	Uns32	Override the IPTI field in IntCtl register for CPU1/VP0
intctlIPTI_CPU1_VP1	Uns32	Override the IPTI field in IntCtl register for CPU1/VP1
intctlIPTI_CPU1_VP2	Uns32	Override the IPTI field in IntCtl register for CPU1/VP2
intctlIPTI_CPU1_VP3	Uns32	Override the IPTI field in IntCtl register for CPU1/VP3
intctlIPTI_CPU2_VP0	Uns32	Override the IPTI field in IntCtl register for CPU2/VP0
intctlIPTI_CPU2_VP1	Uns32	Override the IPTI field in IntCtl register for CPU2/VP1
intctlIPTI_CPU2_VP2	Uns32	Override the IPTI field in IntCtl register for CPU2/VP2
intctlIPTI_CPU2_VP3	Uns32	Override the IPTI field in IntCtl register for CPU2/VP3
intctlIPTI_CPU3_VP0	Uns32	Override the IPTI field in IntCtl register for CPU3/VP0
intctlIPTI_CPU3_VP1	Uns32	Override the IPTI field in IntCtl register for CPU3/VP1
intctlIPTI_CPU3_VP2	Uns32	Override the IPTI field in IntCtl register for CPU3/VP2
intctlIPTI_CPU3_VP3	Uns32	Override the IPTI field in IntCtl register for CPU3/VP3
intctlIPTI_CPU4_VP0	Uns32	Override the IPTI field in IntCtl register for CPU4/VP0
intctlIPTI_CPU4_VP1	Uns32	Override the IPTI field in IntCtl register for CPU4/VP1
intctlIPTI_CPU4_VP2	Uns32	Override the IPTI field in IntCtl register for CPU4/VP2
intctlIPTI_CPU4_VP3	Uns32	Override the IPTI field in IntCtl register for CPU4/VP3
intctlIPTI_CPU5_VP0	Uns32	Override the IPTI field in IntCtl register for CPU5/VP0
intctlIPTI_CPU5_VP1	Uns32	Override the IPTI field in IntCtl register for CPU5/VP1
intctlIPTI_CPU5_VP2	Uns32	Override the IPTI field in IntCtl register for CPU5/VP2

intctlIPTI_CPU5_VP3	Uns32	Override the IPTI field in IntCtl register for CPU5/VP3
intctlIPTI_CPU6_VP0	Uns32	Override the IPTI field in IntCtl register for CPU6/VP0
intctlIPTI_CPU6_VP1	Uns32	Override the IPTI field in IntCtl register for CPU6/VP1
intctlIPTI_CPU6_VP2	Uns32	Override the IPTI field in IntCtl register for CPU6/VP2
intctlIPTI_CPU6_VP3	Uns32	Override the IPTI field in IntCtl register for CPU6/VP3
intctlIPTI_CPU7_VP0	Uns32	Override the IPTI field in IntCtl register for CPU7/VP0
intctlIPTI_CPU7_VP1	Uns32	Override the IPTI field in IntCtl register for CPU7/VP1
intctlIPTI_CPU7_VP2	Uns32	Override the IPTI field in IntCtl register for CPU7/VP2
intctlIPTLCPU7_VP3	Uns32	Override the IPTI field in IntCtl register for CPU7/VP3
intctlIPFDC_CPU0_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP0
intctlIPFDC_CPU0_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP1
intctlIPFDC_CPU0_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP2
intctlIPFDC_CPU0_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP3
intctlIPFDC_CPU1_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP0
intctlIPFDC_CPU1_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP1
intctlIPFDC_CPU1_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP2
intctlIPFDC_CPU1_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP3
intctlIPFDC_CPU2_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP0
intctlIPFDC_CPU2_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP1
intctlIPFDC_CPU2_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP2
intctlIPFDC_CPU2_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP3
intctlIPFDC_CPU3_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP0
intctlIPFDC_CPU3_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP1
intctlIPFDC_CPU3_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP2
intctlIPFDC_CPU3_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP3
intctlIPFDC_CPU4_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP0
intctlIPFDC_CPU4_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP1
intctlIPFDC_CPU4_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP2

intctlIPFDC_CPU4_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP3
intctlIPFDC_CPU5_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP0
intctlIPFDC_CPU5_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP1
intetlIPFDC_CPU5_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP2
intetlIPFDC_CPU5_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP3
intctlIPFDC_CPU6_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP0
intctlIPFDC_CPU6_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP1
intctlIPFDC_CPU6_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP2
intctlIPFDC_CPU6_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP3
intetlIPFDC_CPU7_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP0
intctlIPFDC_CPU7_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP1
intetlIPFDC_CPU7_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP2
intctlIPFDC_CPU7_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP3
intctlIPPCI_CPU0_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP0
intctlIPPCI_CPU0_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP1
intctlIPPCI_CPU0_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP2
intctlIPPCI_CPU0_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP3
intetlIPPCI_CPU1_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP0
intctlIPPCI_CPU1_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP1
intetlIPPCI_CPU1_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP2
intetlIPPCI_CPU1_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP3
intctlIPPCI_CPU2_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP0
intctlIPPCI_CPU2_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP1
intctlIPPCI_CPU2_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP2
intctlIPPCI_CPU2_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP3
intctlIPPCI_CPU3_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP0
intctlIPPCI_CPU3_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP1
intetlIPPCI_CPU3_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP2

intctlIPPCI_CPU3_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP3
intctlIPPCI_CPU4_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP0
intctlIPPCI_CPU4_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP1
intctlIPPCI_CPU4_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP2
intctlIPPCI_CPU4_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP3
intctlIPPCI_CPU5_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP0
intctlIPPCI_CPU5_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP1
intctlIPPCI_CPU5_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP2
intctlIPPCI_CPU5_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP3
intctlIPPCI_CPU6_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP0
intctlIPPCI_CPU6_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP1
intctlIPPCI_CPU6_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP2
intctlIPPCI_CPU6_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP3
intctlIPPCI_CPU7_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP0
intctlIPPCI_CPU7_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP1
intetlIPPCI_CPU7_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP2
intetlIPPCI_CPU7_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP3
segcfg0PA	Uns32	Set CFG0.PA field of SegCtl0 register
segcfg1PA	Uns32	Set CFG1.PA field of SegCtl0 register
segcfg2PA	Uns32	Set CFG2.PA field of SegCtl1 register
segcfg3PA	Uns32	Set CFG3.PA field of SegCtl1 register
segcfg4PA	Uns32	Set CFG4.PA field of SegCtl2 register
segcfg5PA	Uns32	Set CFG5.PA field of SegCtl2 register
segcfg0AM	Uns32	Set CFG0.AM field of SegCtl0 register
segcfg1AM	Uns32	Set CFG1.AM field of SegCtl0 register
segcfg2AM	Uns32	Set CFG2.AM field of SegCtl1 register
segcfg3AM	Uns32	Set CFG3.AM field of SegCtl1 register
segcfg4AM	Uns32	Set CFG4.AM field of SegCtl2 register
segcfg5AM	Uns32	Set CFG5.AM field of SegCt12 register
segcfg0EU	Uns32	Set CFG0.EU field of SegCtl0 register Set CFG1.EU field of SegCtl0 register
segcfg1EU	Uns32	9 9
segcfg2EU	Uns32	Set CFG2.EU field of SegCtl1 register Set CFG3.EU field of SegCtl1 register
segcfg3EU segcfg4EU	Uns32 Uns32	Set CFG3.EU field of SegCtl1 register Set CFG4.EU field of SegCtl2 register
segcfg5EU	Uns32	Set CFG4.EU field of SegCtl2 register Set CFG5.EU field of SegCtl2 register
segcigal of segcing of segcigal of segciga	Uns32	Set CFG3.EU field of SegCtl2 register Set CFG0.C field of SegCtl0 register
segcfg1C	Uns32	Set CFG1.C field of SegCtl0 register Set CFG1.C field of SegCtl0 register
segcfg2C	Uns32	Set CFG1.C field of SegCt10 register Set CFG2.C field of SegCt11 register
segcfg3C	Uns32	Set CFG2.C field of SegCtl1 register Set CFG3.C field of SegCtl1 register
pc2c120C	011502	Det of Go. o field of pegotiff fegister

segcfg4C	Uns32	Set CFG4.C field of SegCtl2 register
segcig4C segcfg5C	Uns32	Set CFG5.C field of SegCtl2 register
cdmmSize	Uns32	Override the cdmmsize reset value
configAR	Uns32	Enables R6 support
configBM	Uns32	Override the BM field in Config register (burst
		mode)
configDSP	Boolean	Override Config.DSP (data scratchpad RAM present)
configISP	Boolean	Override Config.ISP (instruction scratchpad RAM present)
configK0	Uns32	Override power on value of Config.K0 (set Kseg0
configKU	Uns32	cacheability) Override power on value of Config.KU (set Useg
configK23	Uns32	cacheability) Override power on value of Config.K23 (set Kseg23
		cacheability)
configMDU	Boolean	Override Config.MDU (iterative multiply/divide unit)
configMM	Boolean	Override Config.MM (merging mode for write)
configMT	Uns32	Override Config.MT
configSB	Boolean	Override Config.SB (simple bus transfers only)
configBCP	Boolean	Override Config.BCP (Buffer Cache Present)
MIPS16eASE	Boolean	Override Config1.CA (enables the MIPS16e ASE)
config1DA	Uns32	Override Config1.DA (Deache associativity)
config1DL	Uns32	Override Config1.DL (Dcache line size)
config1DS	Uns32	Override Config1.DS (Deache sets per way)
config1EP	Boolean	Override Config1.EP (EJTag present)
config1IA	Uns32	Override Config1.IA (Icache associativity)
config1IL	Uns32	Override Config1.II (Icache line size)
config1IS	Uns32	Override Config1.IS (Icache sets per way)
config1MMUSizeM1	Uns32	Override Config1.MMUSizeM1 (number of MMU
C 4MMIIC: M4 UDD4	11 00	entries-1)
config1MMUSizeM1_VPE1	Uns32	Override Config1.MMUSizeM1 for VPE1
config1MMUSizeM1_VPE2	Uns32	Override Config1.MMUSizeM1 for VPE2
config1MMUSizeM1_VPE3	Uns32	Override Config1.MMUSizeM1 for VPE3
config1WR	Boolean	Override Config1.WR (watchpoint registers present)
config1PC	Boolean	Override Config1.PC (Performance Counters present)
config1C2	Boolean	Override Config1.C2 (Coprocessor 2 present)
config2SU	Uns32	Override the SU field in Config2 register
config2SS	Uns32	Override the SS field in Config2 register
config2SL	Uns32	Override the SL field in Config2 register
config2SA	Uns32	Override the SA field in Config2 register Override the SA field in Config2 register
config3BI	Boolean	Override Config3.BI
config3BP	Boolean	Override Configs.BP
config3CDMM	Boolean	Override Config3.CDMM
config3CTXTC	Boolean	Override Config3.CTXTC
config3DSPP		
0	Boolean	Override Config3.DSPP
config3DSP2P	Boolean	Override Config3.DSP2P
config3IPLW	Uns32	Override Config3.IPLW
config3ISA	Uns32	Override Config3.ISA
config3ISAOnExc	Boolean	Override Config3.ISAOnExc
config3ITL	Boolean	Override Config3.ITL
config3LPA	Boolean	Override Config3.LPA
config3MCU	Boolean	Override Config3.MCU

config3MMAR	Uns32	Override Config3.MMAR
config3RXI	Boolean	Override Config3.RXI
configStC	Boolean	Override Config3.SC
config3ULRI	Boolean	Override Config3.ULRI
config3VZ	Boolean	Override Config3.VZ
config3MSAP	Boolean	Override Config3.MSAP
config3CMGCR	Boolean	Override Colligs.MSAF Override the CMGCR field in Config3 register
configSCMGCK		Override the CMGCK heid in Config3 register Override the SP field in Config3 register
config3TL	Boolean Uns32	Override the SP neid in Config3 register Override the TL field in Config3 register
config3PW	Boolean	Override the PW field in Config3 register
config4AE	Boolean	Override Config4.AE
config4IE	Uns32	Override Config4.IE
config4MMUConfig	Uns32	Override Config4.MMUConfig field (interpretation depends on MMUExtDef value)
config4MMUExtDef	Uns32	Override Config4.MMUExtDef
config4VTLBSizeExt	Uns32	Override Config4.VTLBSizeExt
config4KScrExist	Uns32	Override Config4.KScrExist
config5EVA	Boolean	Override Config5.EVA
config5LLB	Boolean	Override Config5.LLB (LLAddr supports LLbit)
config5MRP	Boolean	Override Config5.MRP (MaaR Present)
config5NFExists	Boolean	Override Config5.NFExists
mips32Macro	Boolean	Enables the MIPS32 SAVE and RESTORE macro
		instructions. Ignored if Config5.CA2 is not set)
config5MSAEn	Boolean	Override Config5.MSAEn
config5MVH	Boolean	Override Config5.MVH (enable MTHC0 and
		MFHC0 instructions)
config5DEC	Boolean	Override Config5.DEC (to test Dual Endian Capa-
		bility)
config5GI	Uns32	Override Config5.GI (enable GINV)
config5CRCP	Boolean	Override Config5.CRCP (CRCP Present)
config5VP	Boolean	Override Config5.VP
config6FTLBEn	Boolean	Override power on value of Config6.FTLBEn
config7AR	Boolean	Override Config7.AR (Alias removed Data cache)
config7DCIDX_MODE	Uns32	Override Config7.DCIDX_MODE
config7HCI	Boolean	Override Config7.HCI (Hardware Cache Initializa-
		tion)
config7IAR	Boolean	Override Config7.IAR (Alias removed Instruction cache)
config7WII	Boolean	Override Config7.WII (wait IE/IXMT ignore)
config7ES	Uns32	Override the ES field in Config7 register (External-
		ize sync)
config7WR	Boolean	Override Config7[31] bit (Alternative implementa-
config7FPR	Boolean	tion of Watch registers) Override Config7.FPR (one-half FPU clock ratio)
config7USP	Uns32	Override Config7.USP (USPRAM enable)
config7BTLM	Boolean	Override Config7.BTLM bit
config7BusSlp	Boolean	Override Config7.BusSlp bit
config7IVAD	Boolean	Override Config7.IVAD bit
config7RPS	Boolean	Override Config7.RPS bit
config7IAR_CPU0_VPE0	Boolean	Override Config7.IAR bit for CPU0/VPE0
config7IAR_CPU0_VPE1	Boolean	Override Config7.IAR bit for CPU0/VPE1
config7IAR_CPU0_VPE2	Boolean	Override Config7.IAR bit for CPU0/VPE2
config7IAR_CPU0_VPE3	Boolean	Override Config7.IAR bit for CPU0/VPE3
config7IAR_CPU1_VPE0	Boolean	Override Config7.IAR bit for CPU1/VPE0
C FIAD CDIII VDD1	l D '	A CONTRACTOR
config7IAR_CPU1_VPE1 config7IAR_CPU1_VPE2	Boolean Boolean	Override Config7.IAR bit for CPU1/VPE1 Override Config7.IAR bit for CPU1/VPE2

C FIAD CDIII VDD0	D 1	O :1 O C TIAD 1:: C ODIII/VDEO
config7IAR_CPU1_VPE3	Boolean	Override Config7.IAR bit for CPU1/VPE3
config7IAR_CPU2_VPE0	Boolean	Override Config7.IAR bit for CPU2/VPE0
config7IAR_CPU2_VPE1	Boolean	Override Config7.IAR bit for CPU2/VPE1
config7IAR_CPU2_VPE2	Boolean	Override Config7.IAR bit for CPU2/VPE2
config7IAR_CPU2_VPE3	Boolean	Override Config7.IAR bit for CPU2/VPE3
config7IAR_CPU3_VPE0	Boolean	Override Config7.IAR bit for CPU3/VPE0
config7IAR_CPU3_VPE1	Boolean	Override Config7.IAR bit for CPU3/VPE1
config7IAR_CPU3_VPE2	Boolean	Override Config7.IAR bit for CPU3/VPE2
config7IAR_CPU3_VPE3	Boolean	Override Config7.IAR bit for CPU3/VPE3
config7IAR_CPU4_VPE0	Boolean	Override Config7.IAR bit for CPU4/VPE0
config7IAR_CPU4_VPE1	Boolean	Override Config7.IAR bit for CPU4/VPE1
config7IAR_CPU4_VPE2	Boolean	Override Config7.IAR bit for CPU4/VPE2
config7IAR_CPU4_VPE3	Boolean	Override Config7.IAR bit for CPU4/VPE3
config7IAR_CPU5_VPE0	Boolean	Override Config7.IAR bit for CPU5/VPE0
config7IAR_CPU5_VPE1	Boolean	Override Config7.IAR bit for CPU5/VPE1
config7IAR_CPU5_VPE2	Boolean	Override Config7.IAR bit for CPU5/VPE2
config7IAR_CPU5_VPE3	Boolean	Override Config7.IAR bit for CPU5/VPE3
config7IAR_CPU6_VPE0	Boolean	Override Config7.IAR bit for CPU6/VPE0
config7IAR_CPU6_VPE1	Boolean	Override Config7.IAR bit for CPU6/VPE1
config7IAR_CPU6_VPE2	Boolean	Override Config7.IAR bit for CPU6/VPE2
config7IAR_CPU6_VPE3	Boolean	Override Config7.IAR bit for CPU6/VPE3
config7IAR_CPU7_VPE0	Boolean	Override Config7.IAR bit for CPU7/VPE0
config7IAR_CPU7_VPE1	Boolean	Override Config7.IAR bit for CPU7/VPE1
config7IAR_CPU7_VPE2	Boolean	Override Config7.IAR bit for CPU7/VPE2
config7IAR_CPU7_VPE3	Boolean	Override Config7.IAR bit for CPU7/VPE3
config7IVAD_CPU0_VPE0	Boolean	Override Config7.IVAD bit for CPU0/VPE0
config7IVAD_CPU0_VPE1	Boolean	Override Config7.IVAD bit for CPU0/VPE1
	Boolean	Override Config7.IVAD bit for CPU0/VPE1 Override Config7.IVAD bit for CPU0/VPE2
config7IVAD_CPU0_VPE2		
config7IVAD_CPU0_VPE3	Boolean	Override Config7.IVAD bit for CPU0/VPE3
config7IVAD_CPU1_VPE0	Boolean	Override Config7.IVAD bit for CPU1/VPE0
config7IVAD_CPU1_VPE1	Boolean	Override Config7.IVAD bit for CPU1/VPE1
config7IVAD_CPU1_VPE2	Boolean	Override Config7.IVAD bit for CPU1/VPE2
config7IVAD_CPU1_VPE3	Boolean	Override Config7.IVAD bit for CPU1/VPE3
config7IVAD_CPU2_VPE0	Boolean	Override Config7.IVAD bit for CPU2/VPE0
config7IVAD_CPU2_VPE1	Boolean	Override Config7.IVAD bit for CPU2/VPE1
config7IVAD_CPU2_VPE2	Boolean	Override Config7.IVAD bit for CPU2/VPE2
config7IVAD_CPU2_VPE3	Boolean	Override Config7.IVAD bit for CPU2/VPE3
config7IVAD_CPU3_VPE0	Boolean	Override Config7.IVAD bit for CPU3/VPE0
config7IVAD_CPU3_VPE1	Boolean	Override Config7.IVAD bit for CPU3/VPE1
config7IVAD_CPU3_VPE2	Boolean	Override Config7.IVAD bit for CPU3/VPE2
config7IVAD_CPU3_VPE3	Boolean	Override Config7.IVAD bit for CPU3/VPE3
config7IVAD_CPU4_VPE0	Boolean	Override Config7.IVAD bit for CPU4/VPE0
config7IVAD_CPU4_VPE1	Boolean	Override Config7.IVAD bit for CPU4/VPE1
config7IVAD_CPU4_VPE2	Boolean	Override Config7.IVAD bit for CPU4/VPE2
config7IVAD_CPU4_VPE3	Boolean	Override Config7.IVAD bit for CPU4/VPE3
config7IVAD_CPU5_VPE0	Boolean	Override Config7.IVAD bit for CPU5/VPE0
config7IVAD_CPU5_VPE1	Boolean	Override Config7.IVAD bit for CPU5/VPE1
config7IVAD_CPU5_VPE2	Boolean	Override Config7.IVAD bit for CPU5/VPE2
config7IVAD_CPU5_VPE3	Boolean	Override Config7.IVAD bit for CPU5/VPE3
config7IVAD_CPU6_VPE0	Boolean	Override Config7.IVAD bit for CPU6/VPE0
config7IVAD_CPU6_VPE1	Boolean	Override Config7.IVAD bit for CPU6/VPE1
config7IVAD_CPU6_VPE2	Boolean	Override Config7.IVAD bit for CPU6/VPE2
config7IVAD_CPU6_VPE3	Boolean	Override Config7.IVAD bit for CPU6/VPE3
config7IVAD_CPU7_VPE0	Boolean	Override Config7.IVAD bit for CPU7/VPE0
config7IVAD_CPU7_VPE1	Boolean	Override Config7.IVAD bit for CPU7/VPE1
config7IVAD_CPU7_VPE2	Boolean	Override Config7.IVAD bit for CPU7/VPE1 Override Config7.IVAD bit for CPU7/VPE2
ComigiTVAD_CT U1_VFE2	Doolean	Override Comigravad bit for Cr Of Vr E2

C TIVAD CDUT VDD9	D 1	
config7IVAD_CPU7_VPE3	Boolean	Override Config7.IVAD bit for CPU7/VPE3
config7RPS_CPU0_VPE0	Boolean	Override Config7.RPS bit for CPU0/VPE0
config7RPS_CPU0_VPE1	Boolean	Override Config7.RPS bit for CPU0/VPE1
config7RPS_CPU0_VPE2	Boolean	Override Config7.RPS bit for CPU0/VPE2
config7RPS_CPU0_VPE3	Boolean	Override Config7.RPS bit for CPU0/VPE3
config7RPS_CPU1_VPE0	Boolean	Override Config7.RPS bit for CPU1/VPE0
config7RPS_CPU1_VPE1	Boolean	Override Config7.RPS bit for CPU1/VPE1
config7RPS_CPU1_VPE2	Boolean	Override Config7.RPS bit for CPU1/VPE2
config7RPS_CPU1_VPE3	Boolean	Override Config7.RPS bit for CPU1/VPE3
config7RPS_CPU2_VPE0	Boolean	Override Config7.RPS bit for CPU2/VPE0
config7RPS_CPU2_VPE1	Boolean	Override Config7.RPS bit for CPU2/VPE1
config7RPS_CPU2_VPE2	Boolean	Override Config7.RPS bit for CPU2/VPE2
config7RPS_CPU2_VPE3	Boolean	Override Config7.RPS bit for CPU2/VPE3
config7RPS_CPU3_VPE0	Boolean	Override Config7.RPS bit for CPU3/VPE0
config7RPS_CPU3_VPE1	Boolean	Override Config7.RPS bit for CPU3/VPE1
config7RPS_CPU3_VPE2	Boolean	Override Config7.RPS bit for CPU3/VPE2
config7RPS_CPU3_VPE3	Boolean	Override Config7.RPS bit for CPU3/VPE3
config7RPS_CPU4_VPE0	Boolean	Override Config7.RPS bit for CPU4/VPE0
config7RPS_CPU4_VPE1	Boolean	Override Config7.RPS bit for CPU4/VPE1
config7RPS_CPU4_VPE2	Boolean	Override Config7.RPS bit for CPU4/VPE2
config7RPS_CPU4_VPE3	Boolean	Override Config7.RPS bit for CPU4/VPE3
config7RPS_CPU5_VPE0	Boolean	Override Config7.RPS bit for CPU5/VPE0
config7RPS_CPU5_VPE1	Boolean	Override Config7.RPS bit for CPU5/VPE1
config7RPS_CPU5_VPE2	Boolean	Override Config7.RPS bit for CPU5/VPE2
config7RPS_CPU5_VPE3	Boolean	Override Config7.RPS bit for CPU5/VPE3
config7RPS_CPU6_VPE0	Boolean	Override Config7.RPS bit for CPU6/VPE0
config7RPS_CPU6_VPE1	Boolean	Override Config7.RPS bit for CPU6/VPE1
config7RPS_CPU6_VPE2	Boolean	Override Config7.RPS bit for CPU6/VPE2
config7RPS_CPU6_VPE3	Boolean	Override Config7.RPS bit for CPU6/VPE3
config7RPS_CPU7_VPE0	Boolean	Override Config7.RPS bit for CPU7/VPE0
config7RPS_CPU7_VPE1	Boolean	Override Config7.RPS bit for CPU7/VPE1
config7RPS_CPU7_VPE2	Boolean	Override Config7.RPS bit for CPU7/VPE2
config7RPS_CPU7_VPE3	Boolean	Override Config7.RPS bit for CPU7/VPE3
statusFR	Boolean	Override power on value in Status.FR (Floating
		point register mode)
fcsrABS2008	Boolean	Override FCSR.ABS2008 (ABS/NEG compliant
		with IEEE 754-2008)
fcsrNAN2008	Boolean	Override FCSR.NAN2008 (QNaN/SNaN encodings
		match IEEE 754-2008 recommendation)
numMaarRegs	Uns32	Override number of MAAR registers (must be even)
srsconf0SRS1	Uns32	Override the SRS1 field in SRSConf0 register
srsconf0SRS2	Uns32	Override the SRS2 field in SRSConf0 register
srsconf0SRS3	Uns32	Override the SRS3 field in SRSConf0 register
wiredLimit	Uns32	Override Limit field of the Wired register
wiredLimitBits	Uns32	Override width of Limit field of the Wired register
wiredWiredBits	Uns32	Override width of Wired field of the Wired register
cdmmBaseCI	Boolean	Override CDMMBase.CI
parityEnable	Uns32	Specify error detection support: 0 - none; 1 - parity;
Party Eliable	0.11502	2 - ECC
useMpTb	Boolean	Override Use of multi-processor test bench
ExceptionBase	Uns32	Specify the BEV Exception Base address. (use
LacoptionDase	Ulisoz	GCR_Cx_RESET_BASE on CMP processors)
UseExceptionBase	Boolean	Set to one to use ExceptionBase[29:12] as the cor-
Светисерионраве	Boolean	responding BEV address bits
		responding DE / address pins

field. Only used when SegCtl present
Set to one to reset into non-legacy address map
and BEV location. Only used when non-CMP and
SegCtl present
Specify the ExceptionBaseMask value used for bits
[27:firstBEVExceptionBaseMaskBit]. Only used
when non-CMP and SegCtl present
Bits [35:29] of the physical address for the BEV
overlays. Only used when non-CMP and SegCtl
present
L1 Buffer Cache
CMP system only: GCR custom block present
CMP system only: GIC unit present
CMP system only: CPC unit present
CMP system only: cpu timer interrupt routable
within cluster
CMP system only: software interrupt routable
within cluster
CMP system only: performance counter interrupt
routable within cluster
CMP system only: fast debug channel interrupt
routable within cluster
GCR_CONFIG.PCORES (number of cores-1)
CMP system only: override
GCR_CONFIG.ADDR_REGIONS (number of
MMIO address regions) CMP system only: override
GCR_CONFIG.NUMAUX (number of auxil-
GCR_CONFIG.NUMAUX (number of auxiliary memory ports)
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR regis-
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address)
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override GCR_L2_CONFIG.ASSOC CMP system only: override
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override GCR_L2_CONFIG.ASSOC CMP system only: override GCR_L2_CONFIG.SET_SIZE
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override GCR_L2_CONFIG.ASSOC CMP system only: override GCR_L2_CONFIG.SET_SIZE CMP system only: override GCR_L2_CONFIG.SET_SIZE CMP system only: override GCR_SYS_CONFIG2.MAX_VP_WIDTH
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override GCR_L2_CONFIG.ASSOC CMP system only: override GCR_L2_CONFIG.SET_SIZE CMP system only: override GCR_SYS_CONFIG2.MAX_VP_WIDTH CMP system only: override
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override GCR_L2_CONFIG.ASSOC CMP system only: override GCR_L2_CONFIG.SET_SIZE CMP system only: override GCR_SYS_CONFIG2.MAX_VP_WIDTH CMP system only: override GCR_SYS_CONFIG2.MAX_VP_WIDTH
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override GCR_L2_CONFIG.ASSOC CMP system only: override GCR_L2_CONFIG.SET_SIZE CMP system only: override GCR_SYS_CONFIG2.MAX_VP_WIDTH CMP system only: override GCR_IOCU1_REV.MINOR_REV CMP system only: override
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override GCR_L2_CONFIG.ASSOC CMP system only: override GCR_L2_CONFIG.SET_SIZE CMP system only: override GCR_SYS_CONFIG2.MAX_VP_WIDTH CMP system only: override GCR_IOCU1_REV.MINOR_REV CMP system only: override GCR_IOCU1_REV.MINOR_REV CMP system only: override GCR_IOCU1_REV.MINOR_REV
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override GCR_L2_CONFIG.ASSOC CMP system only: override GCR_L2_CONFIG.SET_SIZE CMP system only: override GCR_SYS_CONFIG2.MAX_VP_WIDTH CMP system only: override GCR_IOCU1_REV.MINOR_REV CMP system only: override GCR_IOCU1_REV.MAJOR_REV CMP system only: override GCR_IOCU1_REV.MAJOR_REV CMP system only: override
GCR_CONFIG.NUMAUX (number of auxiliary memory ports) CMP system only: override GCR_BASE.GCR_BASE (default GCR register address) CMP system only: override GCR_REV.MINOR_REV CMP system only: override GCR_REV.MAJOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MINOR_REV CMP system only: override GCR_CACHE_REV.MAJOR_REV CMP system only: override GCR_L2_CONFIG.ASSOC CMP system only: override GCR_L2_CONFIG.SET_SIZE CMP system only: override GCR_SYS_CONFIG2.MAX_VP_WIDTH CMP system only: override GCR_IOCU1_REV.MINOR_REV CMP system only: override GCR_IOCU1_REV.MINOR_REV CMP system only: override GCR_IOCU1_REV.MINOR_REV

GIC_MINOR_REV	Uns32	CMP system only: override GIC_SH_REVISION.MINOR_REV
GIC_MAJOR_REV	Uns32	CMP system only: override GIC_SH_REVISION.MAJOR_REV
GIC_NUM_TEAMS	Uns32	CMP system only: override GIC_SH_DBG_CONFIG.NUM_TEAMS
GIC_TRIG_RESET	Uns32	CMP system only: Zero value of GIC_SH_TRIG_[31_0, 63_32]
GIC_PVPES	Uns32	CMP system only: override GIC_SH_CONFIG.PVPE
CPC_MICROSTEP	Uns32	CMP system only: override CPC_SEQDEL.MICROSTEP
CPC_RAILDELAY	Uns32	CMP system only: override CPC_RAIL.RAILDELAY
CPC_RESETLEN	Uns32	CMP system only: override CPC_RESETLEN.RESETLEN
CPC_MINOR_REV	Uns32	CMP system only: override CPC_REVISION.MINOR_REV
CPC_MAJOR_REV	Uns32	CMP system only: override CPC_REVISION.MAJOR_REV
GIC_SH_GID_CONFIG31_0	Uns32	CMP system only: override GIC_SH_GID_CONFIG[31_0]
GIC_SH_GID_CONFIG63_32	Uns32	CMP system only: override GIC_SH_GID_CONFIG[63_32]
GIC_SH_GID_CONFIG95_64	Uns32	CMP system only: override GIC_SH_GID_CONFIG[95_64]
GIC_SH_GID_CONFIG127_96	Uns32	CMP system only: override GIC_SH_GID_CONFIG[127_96]
GIC_SH_GID_CONFIG159_128	Uns32	CMP system only: override GIC_SH_GID_CONFIG[159_128]
GIC_SH_GID_CONFIG191_160	Uns32	CMP system only: override GIC_SH_GID_CONFIG[191_160]
GIC_SH_GID_CONFIG223_192	Uns32	CMP system only: override GIC_SH_GID_CONFIG[223_192]
GIC_SH_GID_CONFIG255_224	Uns32	CMP system only: override GIC_SH_GID_CONFIG[255_224]
gicVirtualVPNum_CPU0_VP0	Uns32	Override the IPTI field in IntCtl register for CPU0/VP0
gicVirtualVPNum_CPU0_VP1	Uns32	Override the IPTI field in IntCtl register for CPU0/VP1
gicVirtualVPNum_CPU0_VP2	Uns32	Override the IPTI field in IntCtl register for CPU0/VP2
gicVirtualVPNum_CPU0_VP3	Uns32	Override the IPTI field in IntCtl register for CPU0/VP3
gicVirtualVPNum_CPU1_VP0	Uns32	Override the IPTI field in IntCtl register for CPU1/VP0
gicVirtualVPNum_CPU1_VP1	Uns32	Override the IPTI field in IntCtl register for CPU1/VP1
gicVirtualVPNum_CPU1_VP2	Uns32	Override the IPTI field in IntCtl register for CPU1/VP2
gicVirtualVPNum_CPU1_VP3	Uns32	Override the IPTI field in IntCtl register for CPU1/VP3
gicVirtualVPNum_CPU2_VP0	Uns32	Override the IPTI field in IntCtl register for CPU2/VP0
gicVirtualVPNum_CPU2_VP1	Uns32	Override the IPTI field in IntCtl register for CPU2/VP1

gicVirtualVPNum_CPU2_VP2	Uns32	Override the IPTI field in IntCtl register for CPU2/VP2
gicVirtualVPNum_CPU2_VP3	Uns32	Override the IPTI field in IntCtl register for CPU2/VP3
gicVirtualVPNum_CPU3_VP0	Uns32	Override the IPTI field in IntCtl register for CPU3/VP0
gicVirtualVPNum_CPU3_VP1	Uns32	Override the IPTI field in IntCtl register for CPU3/VP1
gicVirtualVPNum_CPU3_VP2	Uns32	Override the IPTI field in IntCtl register for CPU3/VP2
gicVirtualVPNum_CPU3_VP3	Uns32	Override the IPTI field in IntCtl register for CPU3/VP3
gicVirtualVPNum_CPU4_VP0	Uns32	Override the IPTI field in IntCtl register for CPU4/VP0
gicVirtualVPNum_CPU4_VP1	Uns32	Override the IPTI field in IntCtl register for CPU4/VP1
gicVirtualVPNum_CPU4_VP2	Uns32	Override the IPTI field in IntCtl register for CPU4/VP2
gicVirtualVPNum_CPU4_VP3	Uns32	Override the IPTI field in IntCtl register for CPU4/VP3
gicVirtualVPNum_CPU5_VP0	Uns32	Override the IPTI field in IntCtl register for CPU5/VP0
gicVirtualVPNum_CPU5_VP1	Uns32	Override the IPTI field in IntCtl register for CPU5/VP1
gicVirtualVPNum_CPU5_VP2	Uns32	Override the IPTI field in IntCtl register for CPU5/VP2
gicVirtualVPNum_CPU5_VP3	Uns32	Override the IPTI field in IntCtl register for CPU5/VP3
gicVirtualVPNum_CPU6_VP0	Uns32	Override the IPTI field in IntCtl register for CPU6/VP0
gicVirtualVPNum_CPU6_VP1	Uns32	Override the IPTI field in IntCtl register for CPU6/VP1
gicVirtualVPNum_CPU6_VP2	Uns32	Override the IPTI field in IntCtl register for CPU6/VP2
gicVirtualVPNum_CPU6_VP3	Uns32	Override the IPTI field in IntCtl register for CPU6/VP3
gicVirtualVPNum_CPU7_VP0	Uns32	Override the IPTI field in IntCtl register for CPU7/VP0
gicVirtualVPNum_CPU7_VP1	Uns32	Override the IPTI field in IntCtl register for CPU7/VP1
gicVirtualVPNum_CPU7_VP2	Uns32	Override the IPTI field in IntCtl register for CPU7/VP2
gicVirtualVPNum_CPU7_VP3	Uns32	Override the IPTI field in IntCtl register for CPU7/VP3
GCR_C0_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 0
GCR_C1_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 1
GCR_C2_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 2
GCR_C3_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 3
GCR_C4_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 4
GCR_C5_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 5

GCR_C6_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 6
GCR_C7_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 7
GCR_C8_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 8
GCR_C9_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 9
GCR_C0_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 0
GCR_C1_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 1
GCR_C2_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 2
GCR_C3_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 3
GCR_C4_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 4
GCR_C5_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 5
GCR_C6_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 6
GCR_C7_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 7
GCR_C8_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 8
GCR_C9_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 9
CPC_C0_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 0
CPC_C1_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 1
CPC_C2_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 2
CPC_C3_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 3
CPC_C4_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 4
CPC_C5_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 5
CPC_C6_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 6
CPC_C7_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 7
CPC_C8_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 8
CPC_C9_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 9
EIC_OPTION	Uns32	Override the external interrupt controller EIC_OPTION
hasImpl17	Boolean	Enable read/write of Impl17 bit in Status register
hasImpl16	Boolean	Enable read/write of Impl16 bit in Status register
ISPRAM_SIZE	Uns32	Encoded size of the ISPRAM region
ICDD AM DACE	II CA	(log2(<ispram bytes="" in="" size="">) - 11)</ispram>
ISPRAM_BASE	Uns64	Starting physical address of the ISPRAM region
ISPRAM_ENABLE	Boolean	Set the enable bit of the ISPRAM region's tag (used to enable the ISPRAM region prior to reset)
ISPRAM_FILE	String	Load a MIPS hex file into the ISPRAM region prior to reset
DSPRAM_SIZE	Uns32	Encoded size of the DSPRAM region (log2(<dspram bytes="" in="" size="">) - 11)</dspram>
DSPRAM_BASE	Uns64	Starting physical address of the DSPRAM region
DSPRAM_ENABLE	Boolean	Set the enable bit of the DSPRAM region's tag (used to enable the DSPRAM region prior to reset)
DSPRAM_PRESENT	Boolean	DSPRAM is present with SAAR
	20010411	= == == == process missi printite

USPRAM_SIZE	Uns32	Encoded size of the USPRAM region
		$(\log 2(\langle \text{USPRAM size in bytes} \rangle) - 11)$
USPRAM_BASE	Uns64	Starting physical address of the USPRAM region
USPRAM_ENABLE	Boolean	Set the enable bit of the USPRAM region's tag
		(used to enable the USPRAM region prior to re-
		set)
USPRAM_FILE	String	Load a MIPS hex file into the USPRAM region
		prior to reset
misalignedDataException	Enumeration	Select misaligned data access exception signaling:
		never, checkCCA or always (never, checkCCA or
		always)
commitTlbwErr	Boolean	Commit TLBWI/TLBRI on ECC; in
		MIPS_DV_MODE only

Table 8.1: Parameters that can be set in: CMP

8.1 Parameter values

These are the current parameter values.

Name	Value
(Others)	
variant	I7200
endian	none
cacheenable	default
cachedebug	0
cacheextbiuinfo	0x0
mipsHexFile	
IMPERAS_MIPS_AVP_OPCODES	F
cacheIndexBypassTLB	F
MIPS_TRACE	F
gprNames	F
supervisorMode	F
busErrors	Т
fixedMMU	F
fixedDbgRegSize	F
removeDSP	F
removeCMP	F
removeFP	F
removeFTLB	F
isISA	F
hiddenTLBentries	F
perfCounters	0
ITCNumEntries	0
ITCNumFIFO	0
ITCFIFODepth	0
ITCEmptyOnReset	F
MTFPU	0
supportDenormals	F

VPE0MaxTC	0
VPE1MaxTC	0
mpuRegions	0
mpuType	0
mpuEnable	F
mpuSegment0	0
mpuSegment1	0
mpuSegment2	0
mpuSegment3	0
mpuSegment4	0
mpuSegment5	0
mpuSegment6	0
mpuSegment7	0
mpuSegment8	0
mpuSegment9	0
mpuSegment10	0
mpuSegment11	0
mpuSegment12	0
mpuSegment13	0
mpuSegment14	0
mpuSegment15	0
mypconf0vpe	0
tcDisable	0
vpeDisable	0
mvpconf0tc	0
mvpconf0pcp	F
mvpconf0tcp	F
mvpconf1c1f	F
mvpcontrolPolicyMode	F
hasFDC	0
licenseWarningDays	15
MIPS_UHI	F
mipsUhiArgs	_
mipsUhiJail	
MIPS_DV_MODE	F
MIPS_MAGIC_OPCODES	F
enableTrickbox	F
fpuexcdisable	F
TRU_PRESENT	F
ucLLwordsLocked	0
FUSA	F
CPC_FAULT_SUPPORTED	0
CPC_FAULT_ENABLE	0
cop2Bits	32
cop2FileName	- 52
cop nor.emic	

udiConfig	0
udiFileName	
vectoredinterrupt	F
externalinterrupt	F
config3VEIC_VPE0	F
config3VEIC_VPE1	F
	F
config3VEIC_VPE2	F
config3VEIC_VPE3	
rootFixedMMU rootMMUSizeM1	F
	0
srsctlHSS	0
firPS	0
firHas2008	0
usePreciseFpu	0
simulateLite	NONE
pridCompanyOptions	0
pridRevision	0
globalClusterNum	0
intctlIPTI	0
intctlIPFDC	0
intctlIPPCI	0
numWatch	0
maxVP	0
numVP	0
numVPtoStart	0
sharedTLBindex	0
xconfigSpecified	F
intctlIPTI_CPU0_VP0	0
intctlIPTI_CPU0_VP1	0
intctlIPTI_CPU0_VP2	0
intctlIPTI_CPU0_VP3	0
intctlIPTI_CPU1_VP0	0
intctlIPTI_CPU1_VP1	0
intctlIPTI_CPU1_VP2	0
intctlIPTI_CPU1_VP3	0
intctlIPTI_CPU2_VP0	0
intctlIPTI_CPU2_VP1	0
intctlIPTI_CPU2_VP2	0
intctlIPTI_CPU2_VP3	0
intctlIPTI_CPU3_VP0	0
intctlIPTI_CPU3_VP1	0
intctlIPTI_CPU3_VP2	0
intctlIPTI_CPU3_VP3	0
intctlIPTI_CPU4_VP0	0
intctllPTI_CPU4_VP1	0
111000111 11101 0 11 1 1	

intctlIPTI_CPU4_VP2	0
intctlIPTI_CPU4_VP3	0
intctlIPTI_CPU5_VP0	0
intctlIPTI_CPU5_VP1	0
intctlIPTI_CPU5_VP2	0
intctlIPTI_CPU5_VP3	0
intctlIPTI_CPU6_VP0	0
intctlIPTI_CPU6_VP1	0
intctlIPTI_CPU6_VP2	0
intctlIPTI_CPU6_VP3	0
intctlIPTI_CPU7_VP0	0
intctlIPTI_CPU7_VP1	0
intctlIPTI_CPU7_VP2	0
intctlIPTI_CPU7_VP3	0
intctlIPFDC_CPU0_VP0	0
intctlIPFDC_CPU0_VP1	0
intctlIPFDC_CPU0_VP2	0
intctlIPFDC_CPU0_VP3	0
intctlIPFDC_CPU1_VP0	0
intctlIPFDC_CPU1_VP1	0
intctlIPFDC_CPU1_VP2	0
intctlIPFDC_CPU1_VP3	0
intctlIPFDC_CPU2_VP0	0
intctlIPFDC_CPU2_VP1	0
intctlIPFDC_CPU2_VP2	0
intctlIPFDC_CPU2_VP3	0
intctlIPFDC_CPU3_VP0	0
intctlIPFDC_CPU3_VP1	0
intctlIPFDC_CPU3_VP2	0
intctlIPFDC_CPU3_VP3	0
intctlIPFDC_CPU4_VP0	0
intctlIPFDC_CPU4_VP1	0
intctlIPFDC_CPU4_VP2	0
intctlIPFDC_CPU4_VP3	0
intctlIPFDC_CPU5_VP0	0
intctlIPFDC_CPU5_VP1	0
intctlIPFDC_CPU5_VP2	0
intctlIPFDC_CPU5_VP3	0
intetlIPFDC_CPU6_VP0	0
intctlIPFDC_CPU6_VP1	0
intctlIPFDC_CPU6_VP2	0
intctlIPFDC_CPU6_VP3	0
intctlIPFDC_CPU7_VP0	0
intetlIPFDC_CPU7_VP1	0
intetliPFDC_CPU7_VP2	0
111000111 1 120_01 0 1 2 1 1 2	

intetllPPCI_CPU0_VP0 intetllPPCI_CPU0_VP1 intetllPPCI_CPU0_VP2 intetllPPCI_CPU0_VP3 intetllPPCI_CPU0_VP3 intetllPPCI_CPU1_VP0 intetllPPCI_CPU1_VP0 intetllPPCI_CPU1_VP1 intetllPPCI_CPU1_VP2 intetllPPCI_CPU1_VP3 intetllPPCI_CPU1_VP3 intetllPPCI_CPU2_VP0 intetllPPCI_CPU2_VP0 intetllPPCI_CPU2_VP1 intetllPPCI_CPU2_VP2 intetllPPCI_CPU2_VP3 intetllPPCI_CPU3_VP0 intetllPPCI_CPU3_VP0 intetllPPCI_CPU3_VP1 intetllPPCI_CPU3_VP2 intetllPPCI_CPU3_VP3 intetllPPCI_CPU3_VP3 intetllPPCI_CPU3_VP3 intetllPPCI_CPU4_VP0 intetllPPCI_CPU4_VP0 intetllPPCI_CPU4_VP1 intetllPPCI_CPU4_VP2 intetllPPCI_CPU4_VP3 intetllPPCI_CPU4_VP3 intetllPPCI_CPU5_VP0 intetllPPCI_CPU5_VP0 intetllPPCI_CPU5_VP1 intetllPPCI_CPU5_VP2 intetllPPCI_CPU5_VP3 intetllPPCI_CPU5_VP3 intetllPPCI_CPU6_VP1 intetllPPCI_CPU6_VP1 intetllPPCI_CPU6_VP1 intetllPPCI_CPU6_VP2 intetllPPCI_CPU6_VP3 intetllPP	intctlIPFDC_CPU7_VP3	0
intctlIPPCI_CPU0_VP1 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 operation of the property		
intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP3 segcfg1PA segcfg1PA segcfg3PA segcfg3PA segcfg3PA segcfg4PA segcfg3AM segcfg4AM o segcfg4AM o segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM		
intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU2_VP3 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 onesgefg1PA segcfg1PA segcfg1PA segcfg1PA segcfg3PA segcfg3PA segcfg3PA segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM		
intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP1 intetlIPPCI_CPU1_VP2 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP1 intetlIPPCI_CPU2_VP1 intetlIPPCI_CPU2_VP2 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP1 intetlIPPCI_CPU3_VP1 intetlIPPCI_CPU3_VP2 intetlIPPCI_CPU3_VP2 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP1 intetlIPPCI_CPU4_VP2 intetlIPPCI_CPU4_VP3 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP1 intetlIPPCI_CPU5_VP2 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU6_VP0 intetlIPPCI_CPU6_VP0 intetlIPPCI_CPU6_VP1 intetlIPPCI_CPU6_VP2 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU7_VP0 intetlIPPCI_CPU7_VP0 intetlIPPCI_CPU7_VP1 intetlIPPCI_CPU7_VP2 intetlIPPCI_CPU7_VP3 segcfg1PA segcfg1PA segcfg2PA segcfg3PA segcfg3PA segcfg4AM osegcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg4AM		
intctlIPPCLCPU1_VP1 intctlIPPCLCPU1_VP2 intctlIPPCLCPU1_VP3 intctlIPPCLCPU2_VP0 intctlIPPCLCPU2_VP1 intctlIPPCLCPU2_VP1 intctlIPPCLCPU2_VP2 intctlIPPCLCPU3_VP3 intctlIPPCLCPU3_VP0 intctlIPPCLCPU3_VP0 intctlIPPCLCPU3_VP1 intctlIPPCLCPU3_VP1 intctlIPPCLCPU3_VP2 intctlIPPCLCPU3_VP2 intctlIPPCLCPU3_VP3 intctlIPPCLCPU3_VP3 intctlIPPCLCPU4_VP0 intctlIPPCLCPU4_VP0 intctlIPPCLCPU4_VP1 intctlIPPCLCPU4_VP2 intctlIPPCLCPU5_VP0 intctlIPPCLCPU5_VP0 intctlIPPCLCPU5_VP1 intctlIPPCLCPU5_VP2 intctlIPPCLCPU5_VP2 intctlIPPCLCPU5_VP3 intctlIPPCLCPU6_VP0 intctlIPPCLCPU6_VP0 intctlIPPCLCPU6_VP1 intctlIPPCLCPU6_VP2 intctlIPPCLCPU6_VP2 intctlIPPCLCPU6_VP3 intctlIPPCLCPU6_VP3 intctlIPPCLCPU7_VP0 intctlIPPCLCPU7_VP0 intctlIPPCLCPU7_VP1 intctlIPPCLCPU7_VP1 intctlIPPCLCPU7_VP2 intctlIPPCLCPU7_VP3 segcfg1PA segcfg1PA segcfg1PA segcfg3PA segcfg3PA segcfg3PA segcfg3PA segcfg4AM o segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg4AM		
intctIIPPCI_CPU1_VP2 intctIIPPCI_CPU2_VP0 intctIIPPCI_CPU2_VP1 intctIIPPCI_CPU2_VP1 intctIIPPCI_CPU2_VP2 intctIIPPCI_CPU2_VP3 intctIIPPCI_CPU3_VP0 intctIIPPCI_CPU3_VP0 intctIIPPCI_CPU3_VP1 intctIIPPCI_CPU3_VP2 intctIIPPCI_CPU3_VP2 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU4_VP0 intctIIPPCI_CPU4_VP1 intctIIPPCI_CPU4_VP2 intctIIPPCI_CPU4_VP3 intctIIPPCI_CPU5_VP0 intctIIPPCI_CPU5_VP0 intctIIPPCI_CPU5_VP1 intctIIPPCI_CPU5_VP2 intctIIPPCI_CPU5_VP3 intctIIPPCI_CPU5_VP3 intctIIPPCI_CPU5_VP3 intctIIPPCI_CPU5_VP3 intctIIPPCI_CPU6_VP0 intctIIPPCI_CPU6_VP0 intctIIPPCI_CPU6_VP1 intctIIPPCI_CPU6_VP2 intctIIPPCI_CPU6_VP2 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU7_VP0 intctIIPPCI_CPU7_VP0 intctIIPPCI_CPU7_VP1 intctIIPPCI_CPU7_VP2 opintctIIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg1PA segcfg3PA segcfg3PA segcfg3PA segcfg3PA segcfg3AM		
intctIIPPCI_CPU1_VP3 intctIIPPCI_CPU2_VP0 intctIIPPCI_CPU2_VP1 intctIIPPCI_CPU2_VP2 intctIIPPCI_CPU3_VP0 intctIIPPCI_CPU3_VP0 intctIIPPCI_CPU3_VP1 intctIIPPCI_CPU3_VP1 intctIIPPCI_CPU3_VP2 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU4_VP0 intctIIPPCI_CPU4_VP1 intctIIPPCI_CPU4_VP2 intctIIPPCI_CPU4_VP3 intctIIPPCI_CPU4_VP3 intctIIPPCI_CPU5_VP0 intctIIPPCI_CPU5_VP0 intctIIPPCI_CPU5_VP1 intctIIPPCI_CPU5_VP2 intctIIPPCI_CPU5_VP3 intctIIPPCI_CPU5_VP3 intctIIPPCI_CPU5_VP3 intctIIPPCI_CPU6_VP0 intctIIPPCI_CPU6_VP0 intctIIPPCI_CPU6_VP1 intctIIPPCI_CPU6_VP2 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU7_VP0 intctIIPPCI_CPU7_VP0 intctIIPPCI_CPU7_VP0 intctIIPPCI_CPU7_VP1 intctIIPPCI_CPU7_VP1 opintctIIPPCI_CPU7_VP2 intctIIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg1PA segcfg2PA segcfg3PA segcfg3PA segcfg3PA segcfg3PA segcfg3AM		
intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP3 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 ontctlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg1PA segcfg3PA segcfg3PA segcfg3PA segcfg3PA segcfg4PA segcfg4AM onsegcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM		
intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP3 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg3PA 0 segcfg3PA 0 segcfg4PA 0 segcfg4PA 0 segcfg4AM 0 segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM		
intctIIPPCI_CPU2_VP2 intctIIPPCI_CPU3_VP0 intctIIPPCI_CPU3_VP1 intctIIPPCI_CPU3_VP1 intctIIPPCI_CPU3_VP2 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU4_VP0 intctIIPPCI_CPU4_VP0 intctIIPPCI_CPU4_VP1 intctIIPPCI_CPU4_VP2 intctIIPPCI_CPU4_VP3 intctIIPPCI_CPU5_VP0 intctIIPPCI_CPU5_VP0 intctIIPPCI_CPU5_VP1 intctIIPPCI_CPU5_VP2 intctIIPPCI_CPU6_VP0 intctIIPPCI_CPU6_VP0 intctIIPPCI_CPU6_VP0 intctIIPPCI_CPU6_VP1 intctIIPPCI_CPU6_VP2 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU7_VP0 intctIIPPCI_CPU7_VP1 intctIIPPCI_CPU7_VP1 intctIIPPCI_CPU7_VP2 intctIIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg1PA segcfg1PA segcfg3PA o segcfg3PA o segcfg3PA o segcfg4PA o segcfg4PA o segcfg4PA o segcfg1AM segcfg1AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg4AM		
intctIIPPCI_CPU3_VP0 intctIIPPCI_CPU3_VP1 intctIIPPCI_CPU3_VP2 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU4_VP0 intctIIPPCI_CPU4_VP0 intctIIPPCI_CPU4_VP2 intctIIPPCI_CPU4_VP3 intctIIPPCI_CPU5_VP0 intctIIPPCI_CPU5_VP0 intctIIPPCI_CPU5_VP1 intctIIPPCI_CPU5_VP2 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP0 intctIIPPCI_CPU6_VP0 intctIIPPCI_CPU6_VP1 intctIIPPCI_CPU6_VP2 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU7_VP0 intctIIPPCI_CPU7_VP0 intctIIPPCI_CPU7_VP1 intctIIPPCI_CPU7_VP2 intctIIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg1PA segcfg3PA segcfg3PA segcfg3PA segcfg3PA segcfg3PA segcfg3PA segcfg1AM segcfg1AM segcfg3AM		
intctIIPPCI_CPU3_VP0 intctIIPPCI_CPU3_VP2 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU4_VP0 intctIIPPCI_CPU4_VP1 intctIIPPCI_CPU4_VP1 intctIIPPCI_CPU4_VP2 intctIIPPCI_CPU4_VP3 intctIIPPCI_CPU5_VP0 intctIIPPCI_CPU5_VP0 intctIIPPCI_CPU5_VP1 intctIIPPCI_CPU5_VP2 intctIIPPCI_CPU5_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP0 intctIIPPCI_CPU6_VP0 intctIIPPCI_CPU6_VP1 intctIIPPCI_CPU6_VP2 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU7_VP0 intctIIPPCI_CPU7_VP1 intctIIPPCI_CPU7_VP1 opintctIIPPCI_CPU7_VP2 intctIIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg1PA segcfg3PA segcfg3PA segcfg3PA segcfg3PA segcfg3PA segcfg3PA segcfg3PA segcfg1AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM		
intctIIPPCI_CPU3_VP2 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU4_VP0 intctIIPPCI_CPU4_VP1 intctIIPPCI_CPU4_VP2 intctIIPPCI_CPU4_VP3 intctIIPPCI_CPU5_VP0 intctIIPPCI_CPU5_VP0 intctIIPPCI_CPU5_VP1 intctIIPPCI_CPU5_VP2 intctIIPPCI_CPU5_VP3 intctIIPPCI_CPU5_VP3 intctIIPPCI_CPU6_VP0 intctIIPPCI_CPU6_VP0 intctIIPPCI_CPU6_VP1 intctIIPPCI_CPU6_VP2 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU6_VP3 intctIIPPCI_CPU7_VP0 intctIIPPCI_CPU7_VP0 intctIIPPCI_CPU7_VP1 opintctIIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg1PA segcfg3PA segcfg3PA segcfg3PA segcfg3PA segcfg3PA segcfg3PA segcfg1AM segcfg3AM		_
intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg1PA segcfg1PA segcfg2PA segcfg1AM segcfg1AM segcfg1AM segcfg1AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg4AM		
intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg1PA segcfg1PA segcfg3PA segcfg3PA segcfg4PA segcfg1AM segcfg1AM segcfg1AM segcfg1AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg3AM segcfg4AM		
intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0		
intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg3AM 0 segcfg4AM 0		
intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg0AM 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0 segcfg4AM 0		0
intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg3PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0 segcfg4AM 0		0
intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg0AM 0 segcfg1AM 0 segcfg3AM 0 segcfg3AM 0 segcfg3AM 0 segcfg4AM 0		0
intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg0AM 0 segcfg1AM 0 segcfg3AM 0 segcfg3AM 0 segcfg4AM 0		0
intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg3AM 0 segcfg4AM 0	intctlIPPCI_CPU5_VP0	0
intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg3PA 0 segcfg4PA 0 segcfg0AM 0 segcfg1AM 0 segcfg3AM 0 segcfg3AM 0 segcfg4AM 0	intctlIPPCI_CPU5_VP1	0
intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg1AM 0 segcfg3AM 0 segcfg3AM 0 segcfg4AM 0	intctlIPPCI_CPU5_VP2	0
intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg0AM 0 segcfg1AM 0 segcfg3AM 0 segcfg3AM 0 segcfg3AM 0 segcfg4AM 0	intctlIPPCI_CPU5_VP3	0
intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg0AM 0 segcfg1AM 0 segcfg3AM 0 segcfg4AM 0 segcfg4AM 0	intctlIPPCI_CPU6_VP0	0
intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg0AM 0 segcfg1AM 0 segcfg3AM 0 segcfg3AM 0 segcfg4AM 0	intctlIPPCI_CPU6_VP1	0
intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0 segcfg4AM 0	intctlIPPCI_CPU6_VP2	0
intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg0AM 0 segcfg1AM 0 segcfg3AM 0 segcfg4AM 0 segcfg4AM 0	intctlIPPCI_CPU6_VP3	0
intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg0AM 0 segcfg1AM 0 segcfg3AM 0 segcfg4AM 0	intctlIPPCI_CPU7_VP0	0
intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg0AM 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0	intctlIPPCI_CPU7_VP1	0
segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg0AM 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0	intctlIPPCI_CPU7_VP2	0
segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg0AM 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0	intctlIPPCI_CPU7_VP3	0
segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg0AM 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0	segcfg0PA	0
segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg0AM 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0	segcfg1PA	0
segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg0AM 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0	segcfg2PA	0
segcfg5PA 0 segcfg0AM 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0		0
segcfg5PA 0 segcfg0AM 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0	segcfg4PA	0
$\begin{array}{ccc} segcfg0AM & 0 \\ segcfg1AM & 0 \\ segcfg2AM & 0 \\ segcfg3AM & 0 \\ segcfg4AM & 0 \\ \end{array}$		0
segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0		0
$\begin{array}{ccc} \operatorname{segcfg2AM} & & 0 \\ \operatorname{segcfg3AM} & & 0 \\ \operatorname{segcfg4AM} & & 0 \end{array}$		0
$\begin{array}{c} \operatorname{segcfg3AM} & 0 \\ \operatorname{segcfg4AM} & 0 \end{array}$		0
segcfg4AM 0		0
	0 0	0

segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg0C 0 segcfg1C 0 segcfg2C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBP F configK0 0 configK23 0 configMDU F configMM F configBCP F MIPS16eASE F config1DA 0 config1DA 0 config1DS 0 config1IA 0 config1IMOUSizeM1 0 config1MMUSizeM1 0 config1MMUSizeM1.VPE1 0 config1MMUSizeM1.VPE3 0 config1WR F		
segcfg3EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg0C 0 segcfg1C 0 segcfg3C 0 segcfg5C 0 cdmmSize 0 configAR 0 configBM 0 configBNP F configK0 0 configKU 0 configMDU F configMM F configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1BP F config1IA 0 config1IS 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1MMUSizeM1_VPE3 0 config1WR F		0
segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBSP F configK0 0 configKU 0 configMDU F configMM F configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1IA 0 config1IA 0 config1IMUSizeM1 0 config1MMUSizeM1-VPE1 0 config1MMUSizeM1-VPE2 0 config1WR F		0
segcfg4EU 0 segcfg5EU 0 segcfg0C 0 segcfg1C 0 segcfg2C 0 segcfg4C 0 segcfg5C 0 cdmmSize 0 configAR 0 configBM 0 configBSP F configK0 0 configKU 0 configMDU F configMM F configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1BP F config1IA 0 config1IS 0 config1MUSizeM1 0 config1MMUSizeM1.VPE1 0 config1MMUSizeM1.VPE2 0 config1WR F	0	0
segcfg5EU 0 segcfg0C 0 segcfg1C 0 segcfg2C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBSP F configISP F configK0 0 configK23 0 configMDU F configMM F configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1IA 0 config1IB 0 config1MUSizeM1 0 config1MMUSizeM1-VPE1 0 config1MMUSizeM1-VPE2 0 config1WR F		0
segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configDSP F configISP F configK0 0 configKU 0 configMDU F configMM F configMT 0 configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1BCP F config1IA 0 config1IB 0 config1MMUSizeM1 0 config1MMUSizeM1-VPE1 0 config1MMUSizeM1-VPE2 0 config1WR F		0
segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg5C 0 configAR 0 configBM 0 configBM 0 configBSP F configK0 0 configKU 0 configMDU F configMM F configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1IA 0 config1IB 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1MMUSizeM1_VPE3 0 config1WR F	segcfg5EU	0
segcfg2C 0 segcfg3C 0 segcfg5C 0 configAR 0 configBM 0 configBM 0 configBSP F configK0 0 configKU 0 configMDU F configMM F configBSB F configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1IA 0 config1IB 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1WR F	segcfg0C	0
segcfg3C 0 segcfg5C 0 configAR 0 configBM 0 configDSP F configISP F configKU 0 configK23 0 configMDU F configMT 0 configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1IA 0 config1IB 0 config1IMOUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1WR F	segcfg1C	0
segcfg5C 0 cdmmSize 0 configAR 0 configBM 0 configDSP F configISP F configK0 0 configKU 0 configMDU F configMM F configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1IA 0 config1II 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1 0 config1MMUSizeM1-VPE2 0 config1WR F	segcfg2C	0
segcfg5C 0 configAR 0 configBM 0 configDSP F configISP F configK0 0 configK23 0 configMDU F configMM F configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1IA 0 config1IS 0 config1IMMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1WR F	segcfg3C	0
configAR 0 configBM 0 configDSP F configISP F configK0 0 configKU 0 configK23 0 configMDU F configMT 0 configSB F configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1BF F config1IL 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1WR F	segcfg4C	0
configAR 0 configBM 0 configDSP F configISP F configK0 0 configKU 0 configK23 0 configMDU F configMM F configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1BP F config1IA 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1WR F	segcfg5C	0
configBM 0 configDSP F configK0 0 configKU 0 configK23 0 configMDU F configMT 0 configSB F configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1EP F config1IA 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1WR F	cdmmSize	0
configDSP F configISP F configK0 0 configKU 0 configK23 0 configMDU F configMM F configMT 0 configSB F configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1BP F config1IA 0 config1IB 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE3 0 config1WR F	configAR	0
configISP F configK0 0 configKU 0 configK23 0 configMDU F configMM F configMT 0 configSB F configBCP F MIPS16eASE F config1DA 0 config1DL 0 config1DS 0 config1IA 0 config1IL 0 config1IMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1WR F	configBM	0
configKU 0 configK23 0 configMDU F configMM F configMT 0 configSB F configBCP F MIPS16eASE F config1DA 0 config1DL 0 config1DS 0 config1IA 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1WR F	configDSP	F
configKU 0 configK23 0 configMDU F configMM F configMT 0 configSB F configBCP F MIPS16eASE F config1DA 0 config1DS 0 config1DS 0 config1IA 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1WR F	configISP	F
configMDU F configMM F configMT 0 configSB F configBCP F MIPS16eASE F config1DA 0 config1DL 0 config1DS 0 config1EP F config1IA 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1WR F	configK0	0
configMDU F configMM F configMT 0 configSB F configBCP F MIPS16eASE F config1DA 0 config1DL 0 config1DS 0 config1EP F config1IA 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1WR F	configKU	0
configMM F configMT 0 configSB F configBCP F MIPS16eASE F config1DA 0 config1DL 0 config1DS 0 config1EP F config1IA 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1WR F		0
configMT 0 configSB F configBCP F MIPS16eASE F config1DA 0 config1DL 0 config1DS 0 config1EP F config1IA 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1WR F	configMDU	F
configMT 0 configSB F configBCP F MIPS16eASE F config1DA 0 config1DL 0 config1DS 0 config1EP F config1IA 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1WR F	configMM	F
configBCP F MIPS16eASE F config1DA 0 config1DL 0 config1DS 0 config1EP F config1IA 0 config1IL 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1MMUSizeM1_VPE3 0 config1WR F	configMT	0
configBCP F MIPS16eASE F config1DA 0 config1DL 0 config1DS 0 config1EP F config1IA 0 config1IL 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1MMUSizeM1_VPE3 0 config1WR F	configSB	F
config1DA 0 config1DL 0 config1DS 0 config1EP F config1IA 0 config1IL 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1MMUSizeM1_VPE3 0 config1WR F		F
config1DL 0 config1DS 0 config1EP F config1IA 0 config1IL 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1MMUSizeM1_VPE3 0 config1WR F	MIPS16eASE	F
config1DS 0 config1EP F config1IA 0 config1IL 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1MMUSizeM1_VPE3 0 config1WR F	config1DA	0
config1EP F config1IA 0 config1IL 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1MMUSizeM1_VPE3 0 config1WR F	config1DL	0
config1IA 0 config1IL 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1MMUSizeM1_VPE3 0 config1WR F	config1DS	0
config1IL 0 config1IS 0 config1MMUSizeM1 0 config1MMUSizeM1_VPE1 0 config1MMUSizeM1_VPE2 0 config1MMUSizeM1_VPE3 0 config1WR F	config1EP	F
$\begin{array}{c} config1IS & 0 \\ config1MMUSizeM1 & 0 \\ config1MMUSizeM1_VPE1 & 0 \\ config1MMUSizeM1_VPE2 & 0 \\ config1MMUSizeM1_VPE3 & 0 \\ config1WR & F \end{array}$	config1IA	0
$\begin{array}{c} config1MMUSizeM1 & 0 \\ config1MMUSizeM1_VPE1 & 0 \\ config1MMUSizeM1_VPE2 & 0 \\ config1MMUSizeM1_VPE3 & 0 \\ config1WR & F \end{array}$	config1IL	0
$\begin{array}{c} config1MMUSizeM1_VPE1 & 0 \\ config1MMUSizeM1_VPE2 & 0 \\ config1MMUSizeM1_VPE3 & 0 \\ config1WR & F \end{array}$		0
config1MMUSizeM1_VPE2 0 config1MMUSizeM1_VPE3 0 config1WR F		0
config1MMUSizeM1_VPE3 0 config1WR F	config1MMUSizeM1_VPE1	0
config1WR F	config1MMUSizeM1_VPE2	0
0	config1MMUSizeM1_VPE3	0
config1PC F	0)	F
	config1PC	F
config1C2 F	9	F
config2SU 0	9	0
config2SS 0	0	0
config2SL 0))	0
config2SA 0	0	
config3BI F	config3BI	F

config3BP	F
config3CDMM	F
config3CTXTC	F
config3DSPP	F
config3DSP2P	F
config3IPLW	0
config3ISA	0
config3ISAOnExc	F
config3ITL	F
config3LPA	F
config3MCU	F
config3MMAR	0
config3RXI	F
configSC	F
config3ULRI	F
	F
config3VZ	F
config3MSAP	F
config3CMGCR	
config3SP	F
config3TL	0
config3PW	F
config4AE	F
config4IE	0
config4MMUConfig	0
config4MMUExtDef	0
config4VTLBSizeExt	0
config4KScrExist	0
config5EVA	F
config5LLB	F
config5MRP	F
config5NFExists	F
mips32Macro	F
config5MSAEn	F
config5MVH	F
config5DEC	F
config5GI	0
config5CRCP	F
config5VP	F
config6FTLBEn	F
config7AR	F
config7DCIDX_MODE	0
config7HCI	F
config7IAR	F
config7WII	F
config7ES	0

config7WR	F
config7FPR	F
config7USP	0
config7BTLM	F
config7BusSlp	F
config7IVAD	F
config7RPS	F
config7IAR_CPU0_VPE0	F
config7IAR_CPU0_VPE1	F
config7IAR_CPU0_VPE2	F
config7IAR_CPU0_VPE3	F
config7IAR_CPU1_VPE0	F
config7IAR_CPU1_VPE1	F
config7IAR_CPU1_VPE2	F
config7IAR_CPU1_VPE3	F
config7IAR_CPU2_VPE0	F
config7IAR_CPU2_VPE1	F
config7IAR_CPU2_VPE2	F
config7IAR_CPU2_VPE3	F
config7IAR_CPU3_VPE0	F
config7IAR_CPU3_VPE1	F
config7IAR_CPU3_VPE2	F
config7IAR_CPU3_VPE3	F
config7IAR_CPU4_VPE0	F
config7IAR_CPU4_VPE1	F
config7IAR_CPU4_VPE2	F
config7IAR_CPU4_VPE3	F
config7IAR_CPU5_VPE0	F
config7IAR_CPU5_VPE1	F
config7IAR_CPU5_VPE2	F
config7IAR_CPU5_VPE3	F
config7IAR_CPU6_VPE0	F
config7IAR_CPU6_VPE1	F
config7IAR_CPU6_VPE2	F
config7IAR_CPU6_VPE3	F
config7IAR_CPU7_VPE0	F
config7IAR_CPU7_VPE1	F
config7IAR_CPU7_VPE2	F
config7IAR_CPU7_VPE3	F
config7IVAD_CPU0_VPE0	F
config7IVAD_CPU0_VPE1	F
config7IVAD_CPU0_VPE2	F
config7IVAD_CPU0_VPE3	F
config7IVAD_CPU1_VPE0	F
config7IVAD_CPU1_VPE1	F

config7IVAD_CPU1_VPE2	F
config7IVAD_CPU1_VPE3	F
config7IVAD_CPU2_VPE0	F
config7IVAD_CPU2_VPE1	F
config7IVAD_CPU2_VPE2	F
config7IVAD_CPU2_VPE3	F
config7IVAD_CPU3_VPE0	F
config7IVAD_CPU3_VPE1	F
config7IVAD_CPU3_VPE2	F
config7IVAD_CPU3_VPE3	F
config7IVAD_CPU4_VPE0	F
config7IVAD_CPU4_VPE1	F
config7IVAD_CPU4_VPE2	F
config7IVAD_CPU4_VPE3	F
config7IVAD_CPU5_VPE0	F
config7IVAD_CPU5_VPE1	F
config7IVAD_CPU5_VPE1	F
9	F
config7IVAD_CPU5_VPE3	
config7IVAD_CPU6_VPE0	F
config7IVAD_CPU6_VPE1	F
config7IVAD_CPU6_VPE2	F
config7IVAD_CPU6_VPE3	F
config7IVAD_CPU7_VPE0	F
config7IVAD_CPU7_VPE1	F
config7IVAD_CPU7_VPE2	F
config7IVAD_CPU7_VPE3	F
config7RPS_CPU0_VPE0	F
config7RPS_CPU0_VPE1	F
config7RPS_CPU0_VPE2	F
config7RPS_CPU0_VPE3	F
config7RPS_CPU1_VPE0	F
config7RPS_CPU1_VPE1	F
config7RPS_CPU1_VPE2	F
config7RPS_CPU1_VPE3	F
config7RPS_CPU2_VPE0	F
config7RPS_CPU2_VPE1	F
config7RPS_CPU2_VPE2	F
config7RPS_CPU2_VPE3	F
config7RPS_CPU3_VPE0	F
config7RPS_CPU3_VPE1	F
config7RPS_CPU3_VPE2	F
config7RPS_CPU3_VPE3	F
config7RPS_CPU4_VPE0	F
config7RPS_CPU4_VPE1	F
config7RPS_CPU4_VPE2	F

config7RPS_CPU4_VPE3	F
config7RPS_CPU5_VPE0	F
config7RPS_CPU5_VPE1	F
config7RPS_CPU5_VPE2	F
config7RPS_CPU5_VPE3	F
config7RPS_CPU6_VPE0	F
config7RPS_CPU6_VPE1	F
config7RPS_CPU6_VPE2	F
config7RPS_CPU6_VPE3	F
config7RPS_CPU7_VPE0	F
config7RPS_CPU7_VPE1	F
config7RPS_CPU7_VPE2	F
config7RPS_CPU7_VPE3	F
statusFR	F
fcsrABS2008	F
fcsrNAN2008	F
numMaarRegs	6
srsconf0SRS1	0
srsconf0SRS2	0
srsconf0SRS3	0
wiredLimit	0
wiredLimitBits	0
wiredWiredBits	0
cdmmBaseCI	F
parityEnable	1
useMpTb	T
ExceptionBase	0
UseExceptionBase	F
firstBEVExceptionBaseMaskBit	20
EVAReset	F
ExceptionBaseMask	0
ExceptionBasePA	0
l1BufferCache	F
GCU_EX	F
GIC_EX	F
CPC_EX	F
TIMER_ROUTABLE	F
SWINT_ROUTABLE	F
PERFCNT_ROUTABLE	F
FDC_ROUTABLE	F
GCR_PCORES	0
GCR_ADDR_REGIONS	0
GCR_NUMAUX	0
GCR_BASE	0
GCR_MINOR_REV	0

GCR_MAJOR_REV	0
GCR_CACHE_MINOR_REV	0
GCR_CACHE_MINOR_REV GCR_CACHE_MAJOR_REV	
GCR_L2_ASSOC	0
GCR_L2_ASSOC GCR_L2_SET_SIZE	0
GCR_SYS_CONFIG2_MAX_VP_WIDTH	0
GCR_IOCUL_MINOR_REV	0
GCR_IOCU1_MAJOR_REV	0
GIC_NUMINTERRUPTS	0
GIC_COUNTBITS	0
GIC_MINOR_REV	0
GIC_MAJOR_REV	0
GIC_NUM_TEAMS	7
GIC_TRIG_RESET	0
GIC_PVPES	0
CPC_MICROSTEP	0
CPC_RAILDELAY	0
CPC_RESETLEN	0
CPC_MINOR_REV	0
CPC_MAJOR_REV	0
GIC_SH_GID_CONFIG31_0	0
GIC_SH_GID_CONFIG63_32	0
GIC_SH_GID_CONFIG95_64	0
GIC_SH_GID_CONFIG127_96	0
GIC_SH_GID_CONFIG159_128	0
GIC_SH_GID_CONFIG191_160	0
GIC_SH_GID_CONFIG223_192	0
GIC_SH_GID_CONFIG255_224	0
gicVirtualVPNum_CPU0_VP0	0
gicVirtualVPNum_CPU0_VP1	0
gicVirtualVPNum_CPU0_VP2	0
gicVirtualVPNum_CPU0_VP3	0
gicVirtualVPNum_CPU1_VP0	0
gicVirtualVPNum_CPU1_VP1	0
gicVirtualVPNum_CPU1_VP2	0
gicVirtualVPNum_CPU1_VP3	0
gicVirtualVPNum_CPU2_VP0	0
gicVirtualVPNum_CPU2_VP1	0
gicVirtualVPNum_CPU2_VP2	0
gicVirtualVPNum_CPU2_VP3	0
gicVirtualVPNum_CPU3_VP0	0
gicVirtualVPNum_CPU3_VP1	0
gicVirtualVPNum_CPU3_VP2	0
gicVirtualVPNum_CPU3_VP3	0
gicVirtualVPNum_CPU4_VP0	0

gicVirtualVPNum_CPU4_VP1	0
gicVirtualVPNum_CPU4_VP2	0
gicVirtualVPNum_CPU4_VP3	0
gicVirtualVPNum_CPU5_VP0	0
gicVirtualVPNum_CPU5_VP1	0
gicVirtualVPNum_CPU5_VP2	0
gicVirtualVPNum_CPU5_VP3	0
gicVirtualVPNum_CPU6_VP0	0
gicVirtualVPNum_CPU6_VP1	0
gicVirtualVPNum_CPU6_VP2	0
gicVirtualVPNum_CPU6_VP3	0
gicVirtualVPNum_CPU7_VP0	0
gicVirtualVPNum_CPU7_VP1	0
gicVirtualVPNum_CPU7_VP2	0
gicVirtualVPNum_CPU7_VP3	0
GCR_C0_RESET_BASE	0
GCR_C1_RESET_BASE	0
GCR_C2_RESET_BASE	0
GCR_C3_RESET_BASE	0
GCR_C4_RESET_BASE	0
GCR_C5_RESET_BASE	0
GCR_C6_RESET_BASE	0
GCR_C7_RESET_BASE	0
GCR_C8_RESET_BASE	0
GCR_C9_RESET_BASE	0
GCR_C0_RESET_EXT_BASE	0
GCR_C1_RESET_EXT_BASE	0
GCR_C2_RESET_EXT_BASE	0
GCR_C3_RESET_EXT_BASE	0
GCR_C4_RESET_EXT_BASE	0
GCR_C5_RESET_EXT_BASE	0
GCR_C6_RESET_EXT_BASE	0
GCR_C7_RESET_EXT_BASE	0
GCR_C8_RESET_EXT_BASE	0
GCR_C9_RESET_EXT_BASE	0
CPC_C0_VP_EN	0
CPC_C1_VP_EN	0
CPC_C2_VP_EN	0
CPC_C3_VP_EN	0
CPC_C4_VP_EN	0
CPC_C5_VP_EN	0
CPC_C6_VP_EN	0
CPC_C7_VP_EN	0
CPC_C8_VP_EN	0
CPC_C9_VP_EN	0

EIC_OPTION	2
hasImpl17	F
hasImpl16	F
ISPRAM_SIZE	0
ISPRAM_BASE	0
ISPRAM_ENABLE	F
ISPRAM_FILE	
DSPRAM_SIZE	0
DSPRAM_BASE	0
DSPRAM_ENABLE	F
DSPRAM_PRESENT	F
USPRAM_SIZE	0
USPRAM_BASE	0
USPRAM_ENABLE	F
USPRAM_FILE	
misalignedDataException	never
commitTlbwErr	F

Table 8.2: Parameter values

Name	Type	Description
endian	Endian	Model endian
cacheenable	Enumeration	Select cache model mode (default, tag or full)
cachedebug	Uns32	Cache debug flags
cacheextbiuinfo	Pointer	Pointer to platform-provided BIU cache info structure
mipsHexFile	String	Load a MIPS hex file (test-mode)
IMPERAS_MIPS_AVP_OPCODES	Boolean	Enable MIPS-specific magic Pass/Fail opcodes (specific for AVP test termination)
cacheIndexBypassTLB	Boolean	When set, cache index ops do not generate TLB exceptions
MIPS_TRACE	Boolean	Enable MIPS-format trace output
gprNames	Boolean	Disassemble the register names from the default ABI instead of register numbers for MIPS-format trace output
supervisorMode	Boolean	Override whether processor implements supervisor mode
busErrors	Boolean	Override bus error exception behavior. When true, accesses of memory not defined by platform will cause bus error exceptions
fixedMMU	Boolean	Override the MMU type to fixed mapping when true (sets Config.MT=3, Config.KU/K23=2 and Config1.MMUSizeM1=0)
fixedDbgRegSize	Boolean	Enable applications to debug on P5600 with GDB version 2015.06-05 and prior
removeDSP	Boolean	Override the DSP-present configuration when true (sets Config3.DSPP/DSP2P=0)
removeCMP	Boolean	Override the CMP-Present configuration when true (sets Config3.CMGCR and GCR_BASE to 0)
removeFP	Boolean	Override the FP-Present configuration when true (sets Config1.FP to 0)

removeFTLB	Boolean	Override the FTLBEn configuration when true (disable FTLB)
isISA	Boolean	Enable to specify ISA model (reset address from ELF, all coprocessors enabled)
hiddenTLBentries	Boolean	Deprecated - Instead set config1MMUSizeM1 to maximum value to improve performance
perfCounters	Uns32	Performance Counters
ITCNumEntries	Uns32	Specify number of ITC cells present (MT cores only)
ITCNumFIFO	Uns32	Specify number of ITC FIFO cells in reference ITC implementation (MT cores only)
ITCFIFODepth	Uns32	Specify ITC FIFO cell depth. By default supports 4.
ITCEmptyOnReset	Boolean	Specify ITC E/F cells reset to a known empty state.
MTFPU	Uns32	Enable multi-threaded FPU (1:old mttc1 behavior, 2:new mttc1 behavior)
supportDenormals	Boolean	Enable to specify that the FPU supports denormal operands and results
VPE0MaxTC	Uns32	Specifies the maximum TCs initially on VPE0. Ignored if less than two VPEs configured.
VPE1MaxTC	Uns32	Specifies the maximum TCs initially on VPE1. Ignored if less than three VPEs configured.
mpuRegions	Uns32	Number of regions for memory protection unit
mpuType	Uns32	Type of MPU implementation
mpuEnable	Boolean	Enable MPU2 segment control at reset
mpuSegment0	Uns32	Attributes for segment 0 in MPU2 SegmentControl_0 register
mpuSegment1	Uns32	Attributes for segment 1 in MPU2 SegmentControl_0 register
mpuSegment2	Uns32	Attributes for segment 2 in MPU2 SegmentControl_0 register
mpuSegment3	Uns32	Attributes for segment 3 in MPU2 SegmentControl_0 register
mpuSegment4	Uns32	Attributes for segment 4 in MPU2 SegmentControl_1 register
mpuSegment5	Uns32	Attributes for segment 5 in MPU2 SegmentControl_1 register
mpuSegment6	Uns32	Attributes for segment 6 in MPU2 SegmentControl_1 register
mpuSegment7	Uns32	Attributes for segment 7 in MPU2 SegmentControl_1 register
mpuSegment8	Uns32	Attributes for segment 8 in MPU2 SegmentControl_2 register
mpuSegment9	Uns32	Attributes for segment 9 in MPU2 SegmentControl_2 register
mpuSegment10	Uns32	Attributes for segment 10 in MPU2 SegmentControl_2 register
mpuSegment11	Uns32	Attributes for segment 11 in MPU2 SegmentControl_2 register
mpuSegment12	Uns32	Attributes for segment 12 in MPU2 SegmentControl_3 register
mpuSegment13	Uns32	Attributes for segment 13 in MPU2 SegmentControl_3 register
mpuSegment14	Uns32	Attributes for segment 14 in MPU2 SegmentControl_3 register
mpuSegment15	Uns32	Attributes for segment 15 in MPU2 SegmentControl_3 register

1 0	77 00	
mvpconf0vpe	Uns32	Override MVPConf0.PVPE
tcDisable	Uns32	Number of disabled TCs
vpeDisable	Uns32	Number of disabled VPEs
mvpconf0tc	Uns32	Override MVPConf0.PTC
mvpconf0pcp	Boolean	Override MVPConf0.PCP
mvpconf0tcp	Boolean	Override MVPConf0.TCP
mvpconf1c1f	Boolean	Override MVPConf.C1F
mvpcontrolPolicyMode	Boolean	Override MVPControl.POLICY_MODE
hasFDC	Uns32	Specify the size of Fast Debug Channel register block
licenseWarningDays	Uns32	Specify the number of days before a license expires to start issuing a warning. 0 disables warnings.
MIPS_UHI	Boolean	Enable MIPS-Unified Hosting interface
mipsUhiArgs	String	Specifies UHI arguments string separated by spaces
mipsUhiJail	String	Specifies UHI jailroot
MIPS_DV_MODE	Boolean	Enable Design Verification mode
MIPS_MAGIC_OPCODES	Boolean	Enable MIPS-specific magic Pass/Fail opcodes
enableTrickbox	Boolean	Enable trickbox addresses (specific for AVP)
fpuexcdisable	Boolean	\ - · · · · · · · · · · · · · · · · · ·
TRU_PRESENT		Disable FPU exceptions
TRU_PRESENT	Boolean	Disable or Enable based on TRU presence to con-
77 17 1	11 00	trol certain fields (e.x.perfCtl.PCTD
ucLLwordsLocked	Uns32	Numbers of words (4 byte) an uncached LL is lock-
		ing. Maximum: 4K
FUSA	Boolean	Enable Functional Safety
CPC_FAULT_SUPPORTED	Uns32	Specify the value for Functional Safety Supported
		register
CPC_FAULT_ENABLE	Uns32	Specify the value for Functional Safety Enable reg-
an:	11 00	ister
cop2Bits	Uns32	Specifies width in bits of COP2 registers (32 or 64)
cop2FileName	String	Specifies COP2 dynamically-loaded object
	_	(.so/.dll) defining COP2 instructions
udiConfig	Int32	Specifies UDI configuration attribute
udiFileName	String	Specifies UDI dynamically-loaded object (.so/.dll) defining UDI instructions
vectoredinterrupt	Boolean	Enables vectored interrupts (sets Config3 VInt)
externalinterrupt	Boolean	Enables the use of an external interrupt controller (sets Config3 VEIC)
config3VEIC_VPE0	Boolean	Enables an external interrupt controller on VPE0 (sets Config3 VEIC)
config3VEIC_VPE1	Boolean	Enables an external interrupt controller on VPE1 (sets Config3 VEIC)
config3VEIC_VPE2	Boolean	Enables an external interrupt controller on VPE2 (sets Config3 VEIC)
config3VEIC_VPE3	Boolean	Enables an external interrupt controller on VPE3 (sets Config3 VEIC)
${\bf rootFixedMMU}$	Boolean	Override the root MMU type to fixed mapping when true (sets Config.MT=3 and Con-
		fig.KU/K23=2)
rootMMUSizeM1	Uns32	Override the root MMUSizeM1 field in Config1 reg-
		ister (number of MMU entries-1)
srsctlHSS	Uns32	Override the HSS field in SRSCtl register (number
· · · · · · · · · · · · · · · · · · ·		of shadow register sets)
firPS	Uns32	Override the PS field in FIR register
firHas2008	Uns32	Override the Has2008 field in FIR register
usePreciseFpu	Uns32	Use the precise Floating Point emulation
abor roomer pu	0 11502	obe the precise roating rount enhancin

simulateLite	Enumeration	Run Simulation with optimization. There are several optimizations which coule be combined
		(NONE, FS, MA or FSMA)
pridCompanyOptions	Uns32	Override the Company Options field in PRId register
pridRevision	Uns32	Override the Revision field in PRId register
globalClusterNum	Uns32	Override the ClusterNum field in GlobalNumber register
intctlIPTI	Uns32	Override the IPTI field in IntCtl register
intctlIPFDC	Uns32	Override the IPFDC field in IntCtl register
intctlIPPCI	Uns32	Override the IPPCI field in IntCtl register
numWatch	Uns32	Specify number of WatchLo/WatchHi register pairs
maxVP	Uns32	Specify maximum number of Virtual Processors present in a core
numVP	Uns32	Specify number of Virtual Processors to be present
numVPtoStart	Uns32	Specify number of Virtual Processors to be started
sharedTLBindex	Uns32	Specify first shared TLB Index between Virtual Cores
xconfigSpecified	Boolean	True if the configuration comes from a valid xconfig file
intctlIPTI_CPU0_VP0	Uns32	Override the IPTI field in IntCtl register for CPU0/VP0
intctlIPTI_CPU0_VP1	Uns32	Override the IPTI field in IntCtl register for CPU0/VP1
intctlIPTI_CPU0_VP2	Uns32	Override the IPTI field in IntCtl register for CPU0/VP2
intctlIPTI_CPU0_VP3	Uns32	Override the IPTI field in IntCtl register for CPU0/VP3
intetlIPTI_CPU1_VP0	Uns32	Override the IPTI field in IntCtl register for CPU1/VP0
intctlIPTI_CPU1_VP1	Uns32	Override the IPTI field in IntCtl register for CPU1/VP1
intctlIPTI_CPU1_VP2	Uns32	Override the IPTI field in IntCtl register for CPU1/VP2
intctlIPTI_CPU1_VP3	Uns32	Override the IPTI field in IntCtl register for CPU1/VP3
intctlIPTI_CPU2_VP0	Uns32	Override the IPTI field in IntCtl register for CPU2/VP0
intctlIPTI_CPU2_VP1	Uns32	Override the IPTI field in IntCtl register for CPU2/VP1
intctlIPTI_CPU2_VP2	Uns32	Override the IPTI field in IntCtl register for CPU2/VP2
intctlIPTI_CPU2_VP3	Uns32	Override the IPTI field in IntCtl register for CPU2/VP3
intctlIPTI_CPU3_VP0	Uns32	Override the IPTI field in IntCtl register for CPU3/VP0
intctlIPTI_CPU3_VP1	Uns32	Override the IPTI field in IntCtl register for CPU3/VP1
intctlIPTI_CPU3_VP2	Uns32	Override the IPTI field in IntCtl register for CPU3/VP2
intctlIPTI_CPU3_VP3	Uns32	Override the IPTI field in IntCtl register for CPU3/VP3
intctlIPTI_CPU4_VP0	Uns32	Override the IPTI field in IntCtl register for CPU4/VP0
intctlIPTI_CPU4_VP1	Uns32	Override the IPTI field in IntCtl register for CPU4/VP1

intctlIPTI_CPU4_VP2	Uns32	Override the IPTI field in IntCtl register for CPU4/VP2
intctlIPTI_CPU4_VP3	Uns32	Override the IPTI field in IntCtl register for CPU4/VP3
intctlIPTI_CPU5_VP0	Uns32	Override the IPTI field in IntCtl register for CPU5/VP0
intctlIPTI_CPU5_VP1	Uns32	Override the IPTI field in IntCtl register for CPU5/VP1
intctlIPTI_CPU5_VP2	Uns32	Override the IPTI field in IntCtl register for CPU5/VP2
intctlIPTI_CPU5_VP3	Uns32	Override the IPTI field in IntCtl register for CPU5/VP3
intctlIPTI_CPU6_VP0	Uns32	Override the IPTI field in IntCtl register for CPU6/VP0
intctlIPTI_CPU6_VP1	Uns32	Override the IPTI field in IntCtl register for CPU6/VP1
intctlIPTI_CPU6_VP2	Uns32	Override the IPTI field in IntCtl register for CPU6/VP2
intctlIPTI_CPU6_VP3	Uns32	Override the IPTI field in IntCtl register for CPU6/VP3
intctlIPTI_CPU7_VP0	Uns32	Override the IPTI field in IntCtl register for CPU7/VP0
intctlIPTI_CPU7_VP1	Uns32	Override the IPTI field in IntCtl register for CPU7/VP1
intctlIPTI_CPU7_VP2	Uns32	Override the IPTI field in IntCtl register for CPU7/VP2
intctlIPTI_CPU7_VP3	Uns32	Override the IPTI field in IntCtl register for CPU7/VP3
intctlIPFDC_CPU0_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP0
intctlIPFDC_CPU0_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP1
intctlIPFDC_CPU0_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP2
intctlIPFDC_CPU0_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP3
intctlIPFDC_CPU1_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP0
intctlIPFDC_CPU1_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP1
intctlIPFDC_CPU1_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP2
intctlIPFDC_CPU1_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP3
intctlIPFDC_CPU2_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP0
intctlIPFDC_CPU2_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP1
intctlIPFDC_CPU2_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP2
intctlIPFDC_CPU2_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP3
intctlIPFDC_CPU3_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP0
intctlIPFDC_CPU3_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP1

intetlIPFDC_CPU3_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP2
intctlIPFDC_CPU3_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP3
intctlIPFDC_CPU4_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP0
intctlIPFDC_CPU4_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP1
intctlIPFDC_CPU4_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP2
intctlIPFDC_CPU4_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP3
intctlIPFDC_CPU5_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP0
intctlIPFDC_CPU5_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP1
intctlIPFDC_CPU5_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP2
intctlIPFDC_CPU5_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP3
intctlIPFDC_CPU6_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP0
intctlIPFDC_CPU6_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP1
intctlIPFDC_CPU6_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP2
intctlIPFDC_CPU6_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP3
intctlIPFDC_CPU7_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP0
intctlIPFDC_CPU7_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP1
intctlIPFDC_CPU7_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP2
intctlIPFDC_CPU7_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP3
intctlIPPCI_CPU0_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP0
intctlIPPCI_CPU0_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP1
intctlIPPCI_CPU0_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP2
intctlIPPCI_CPU0_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP3
intctlIPPCI_CPU1_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP0
intctlIPPCI_CPU1_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP1
intctlIPPCI_CPU1_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP2
intctlIPPCI_CPU1_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP3
intctlIPPCI_CPU2_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP0
intctlIPPCI_CPU2_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP1

intctlIPPCI_CPU2_VP2	Uns32	Override the IPPCI field in IntCtl register for
		CPU2/VP2
intctlIPPCI_CPU2_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP3
intctlIPPCI_CPU3_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP0
intctlIPPCI_CPU3_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP1
intctlIPPCI_CPU3_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP2
intctlIPPCI_CPU3_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP3
intctlIPPCI_CPU4_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP0
intctlIPPCI_CPU4_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP1
intctlIPPCI_CPU4_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP2
intctlIPPCI_CPU4_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP3
intctlIPPCI_CPU5_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP0
intctlIPPCI_CPU5_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP1
intctlIPPCI_CPU5_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP2
intctlIPPCI_CPU5_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP3
intctlIPPCI_CPU6_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP0
intctlIPPCI_CPU6_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP1
intctlIPPCI_CPU6_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP2
intctlIPPCI_CPU6_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP3
intctlIPPCI_CPU7_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP0
intctlIPPCI_CPU7_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP1
intctlIPPCI_CPU7_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP2
intctlIPPCI_CPU7_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP3
segcfg0PA	Uns32	Set CFG0.PA field of SegCtl0 register
segcfg1PA	Uns32	Set CFG1.PA field of SegCtl0 register
segcfg2PA	Uns32	Set CFG2.PA field of SegCtl1 register
segcfg3PA	Uns32	Set CFG3.PA field of SegCtl1 register
segcfg4PA	Uns32	Set CFG4.PA field of SegCtl2 register
segcfg5PA	Uns32	Set CFG5.PA field of SegCtl2 register
segcfg0AM	Uns32	Set CFG0.AM field of SegCtl0 register
segcfg1AM	Uns32	Set CFG1.AM field of SegCtl0 register
segcfg2AM	Uns32	Set CFG2.AM field of SegCtl1 register
segcfg3AM	Uns32	Set CFG3.AM field of SegCtl1 register
segcfg4AM	Uns32	Set CFG4.AM field of SegCtl2 register
segcfg5AM	Uns32	Set CFG5.AM field of SegCtl2 register

as melmOEII	Uns32	Cat CECO EII fald of CamCtlo namiator
segcfg0EU segcfg1EU	Uns32	Set CFG0.EU field of SegCtl0 register Set CFG1.EU field of SegCtl0 register
0 0		
segcfg2EU	Uns32	Set CFG2.EU field of SegCtl1 register
segcfg3EU	Uns32	Set CFG3.EU field of SegCtl1 register
segcfg4EU	Uns32	Set CFG4.EU field of SegCtl2 register
segcfg5EU	Uns32	Set CFG5.EU field of SegCtl2 register
segcfg0C	Uns32	Set CFG0.C field of SegCtl0 register
segcfg1C	Uns32	Set CFG1.C field of SegCtl0 register
segcfg2C	Uns32	Set CFG2.C field of SegCtl1 register
segcfg3C	Uns32	Set CFG3.C field of SegCtl1 register
segcfg4C	Uns32	Set CFG4.C field of SegCtl2 register
segcfg5C	Uns32	Set CFG5.C field of SegCtl2 register
cdmmSize	Uns32	Override the cdmmsize reset value
configAR	Uns32	Enables R6 support
configBM	Uns32	Override the BM field in Config register (burst
	01802	mode)
configDSP	Boolean	Override Config.DSP (data scratchpad RAM
ComgDoi	Boolean	present)
configISP	Boolean	Override Config.ISP (instruction scratchpad RAM
Coungrat	Doolean	
aan fin VO	1120	present)
configK0	Uns32	Override power on value of Config.K0 (set Kseg0
0.7777	** 00	cacheability)
configKU	Uns32	Override power on value of Config.KU (set Useg
		cacheability)
configK23	Uns32	Override power on value of Config.K23 (set Kseg23
		cacheability)
$\operatorname{configMDU}$	Boolean	Override Config.MDU (iterative multiply/divide
		unit)
$\operatorname{configMM}$	Boolean	Override Config.MM (merging mode for write)
configMT	Uns32	Override Config.MT
configSB	Boolean	Override Config.SB (simple bus transfers only)
configBCP	Boolean	Override Config.BCP (Buffer Cache Present)
MIPS16eASE	Boolean	Override Config1.CA (enables the MIPS16e ASE)
config1DA	Uns32	Override Config1.DA (Deache associativity)
config1DL	Uns32	Override Config1.DL (Deache line size)
config1DS	Uns32	Override Config1.DS (Dcache sets per way)
config1EP	Boolean	Override Config1.EP (EJTag present)
config1IA	Uns32	Override Config1.IA (Icache associativity)
config1IL	Uns32	Override Config1.II (Icache line size)
config1IS		Override Config1.IL (Icache inte size) Override Config1.IS (Icache sets per way)
	Uns32	
config1MMUSizeM1	Uns32	Override Config1.MMUSizeM1 (number of MMU
C AMBILION MA LIDEA	11 00	entries-1)
config1MMUSizeM1_VPE1	Uns32	Override Config1.MMUSizeM1 for VPE1
config1MMUSizeM1_VPE2	Uns32	Override Config1.MMUSizeM1 for VPE2
config1MMUSizeM1_VPE3	Uns32	Override Config1.MMUSizeM1 for VPE3
config1WR	Boolean	Override Config1.WR (watchpoint registers
		present)
config1PC	Boolean	Override Config1.PC (Performance Counters
		present)
config1C2	Boolean	Override Config1.C2 (Coprocessor 2 present)
config2SU	Uns32	Override the SU field in Config2 register
config2SS	Uns32	Override the SS field in Config2 register
config2SL	Uns32	Override the SL field in Config2 register
COMINGASE		
config2SA	Uns32	Override the SA field in Config2 register

oomf m2CDMM	Dooloom	Oromida Canfor? CDMM
config3CDMM	Boolean	Override Config3.CDMM
config3CTXTC	Boolean	Override Config3.CTXTC
config3DSPP	Boolean	Override Config3.DSPP
config3DSP2P	Boolean	Override Config3.DSP2P
config3IPLW	Uns32	Override Config3.IPLW
config3ISA	Uns32	Override Config3.ISA
config3ISAOnExc	Boolean	Override Config3.ISAOnExc
config3ITL	Boolean	Override Config3.ITL
config3LPA	Boolean	Override Config3.LPA
config3MCU	Boolean	Override Config3.MCU
config3MMAR	Uns32	Override Config3.MMAR
config3RXI	Boolean	Override Config3.RXI
config3SC	Boolean	Override Config3.SC
config3ULRI	Boolean	Override Config3.ULRI
config3VZ	Boolean	Override Config3.VZ
config3MSAP	Boolean	Override Config3.MSAP
config3CMGCR	Boolean	Override the CMGCR field in Config3 register
config3SP	Boolean	Override the SP field in Config3 register
config3TL	Uns32	Override the TL field in Config3 register
config3PW	Boolean	Override the PW field in Config3 register Override the PW field in Config3 register
config4AE	Boolean	Override the I w held in Comigs register Override Config4.AE
config4IE	Uns32	Override Config4.IE
config4MMUConfig	Uns32	Override Config4.MMUConfig field (interpretation
C AMMIE ID C	11 00	depends on MMUExtDef value)
config4MMUExtDef	Uns32	Override Config4.MMUExtDef
config4VTLBSizeExt	Uns32	Override Config4.VTLBSizeExt
config4KScrExist	Uns32	Override Config4.KScrExist
config5EVA	Boolean	Override Config5.EVA
config5LLB	Boolean	Override Config5.LLB (LLAddr supports LLbit)
config5MRP	Boolean	Override Config5.MRP (MaaR Present)
config5NFExists	Boolean	Override Config5.NFExists
mips32Macro	Boolean	Enables the MIPS32 SAVE and RESTORE macro
		instructions. Ignored if Config5.CA2 is not set)
config5MSAEn	Boolean	Override Config5.MSAEn
config5MVH	Boolean	Override Config5.MVH (enable MTHC0 and
_		MFHC0 instructions)
config5DEC	Boolean	Override Config5.DEC (to test Dual Endian Capa-
		bility)
config5GI	Uns32	Override Config5.GI (enable GINV)
config5CRCP	Boolean	Override Config5.CRCP (CRCP Present)
config5VP	Boolean	Override Config5.VP
config6FTLBEn	Boolean	Override power on value of Config6.FTLBEn
config7AR	Boolean	Override Config7.AR (Alias removed Data cache)
config7DCIDX_MODE	Uns32	Override Config7.Art (Anas removed Data cache) Override Config7.DCIDX_MODE
config7HCI		Override Config7.DCIDA_MODE Override Config7.HCI (Hardware Cache Initializa-
Comig/IICI	Boolean	
appfic7IAD	Do-1	tion) Override Config7.IAR (Alias removed Instruction
config7IAR	Boolean	,
C MILLI		cache)
config7WII	Boolean	Override Config7.WII (wait IE/IXMT ignore)
config7ES	Uns32	Override the ES field in Config7 register (External-
		ize sync)
config7WR	Boolean	Override Config7[31] bit (Alternative implementa-
		tion of Watch registers)
config7FPR	Boolean	Override Config7.FPR (one-half FPU clock ratio)
config7USP	Uns32	Override Config7.USP (USPRAM enable)
config7BTLM	Boolean	Override Config7.BTLM bit
-	1	-

config7BusSlp	Boolean	Override Config7.BusSlp bit
config7IVAD	Boolean	Override Config7.IVAD bit
config7RPS	Boolean	Override Config7.RPS bit
config7IAR_CPU0_VPE0	Boolean	Override Config7.IAR bit for CPU0/VPE0
config7IAR_CPU0_VPE1	Boolean	Override Config7.IAR bit for CPU0/VPE0 Override Config7.IAR bit for CPU0/VPE1
config7IAR_CPU0_VPE2	Boolean	Override Config7.IAR bit for CPU0/VPE2
config7IAR_CPU0_VPE3	Boolean	Override Config7.IAR bit for CPU0/VPE3
config7IAR_CPU1_VPE0	Boolean	Override Config7.IAR bit for CPU1/VPE0
config7IAR_CPU1_VPE1	Boolean	Override Config7.IAR bit for CPU1/VPE1
config7IAR_CPU1_VPE2	Boolean	Override Config7.IAR bit for CPU1/VPE2
config7IAR_CPU1_VPE3	Boolean	Override Config7.IAR bit for CPU1/VPE3
config7IAR_CPU2_VPE0	Boolean	Override Config7.IAR bit for CPU2/VPE0
config7IAR_CPU2_VPE1	Boolean	Override Config7.IAR bit for CPU2/VPE1
config7IAR_CPU2_VPE2	Boolean	Override Config7.IAR bit for CPU2/VPE2
config7IAR_CPU2_VPE3	Boolean	Override Config7.IAR bit for CPU2/VPE3
config7IAR_CPU3_VPE0	Boolean	Override Config7.IAR bit for CPU3/VPE0
config7IAR_CPU3_VPE1	Boolean	Override Config7.IAR bit for CPU3/VPE1
config7IAR_CPU3_VPE2	Boolean	Override Config7.IAR bit for CPU3/VPE2
config7IAR_CPU3_VPE3	Boolean	Override Config7.IAR bit for CPU3/VPE3
config7IAR_CPU4_VPE0	Boolean	Override Config7.IAR bit for CPU4/VPE0
config7IAR_CPU4_VPE1	Boolean	Override Config7.IAR bit for CPU4/VPE1
config7IAR_CPU4_VPE2	Boolean	Override Config7.IAR bit for CPU4/VPE2
config7IAR_CPU4_VPE3	Boolean	Override Config7.IAR bit for CPU4/VPE3
config7IAR_CPU5_VPE0	Boolean	Override Config7.IAR bit for CPU5/VPE0
config7IAR_CPU5_VPE1	Boolean	Override Config7.IAR bit for CPU5/VPE1
config7IAR_CPU5_VPE2	Boolean	Override Config7.IAR bit for CPU5/VPE2
config7IAR_CPU5_VPE3	Boolean	Override Config7.IAR bit for CPU5/VPE3
config7IAR_CPU6_VPE0	Boolean	Override Config7.IAR bit for CPU6/VPE0
config7IAR_CPU6_VPE1	Boolean	Override Config7.IAR bit for CPU6/VPE1
config7IAR_CPU6_VPE2	Boolean	Override Config7.IAR bit for CPU6/VPE2
config7IAR_CPU6_VPE3	Boolean	Override Config7.IAR bit for CPU6/VPE3
config7IAR_CPU7_VPE0	Boolean	Override Config7.IAR bit for CPU7/VPE0
config7IAR_CPU7_VPE1	Boolean	Override Config7.IAR bit for CPU7/VPE1
config7IAR_CPU7_VPE2	Boolean	Override Config7.IAR bit for CPU7/VPE2
config7IAR_CPU7_VPE3	Boolean	Override Config7.IAR bit for CPU7/VPE3
config7IVAD_CPU0_VPE0	Boolean	Override Config7.IVAD bit for CPU0/VPE0
config7IVAD_CPU0_VPE1	Boolean	Override Config7.IVAD bit for CPU0/VPE1
config7IVAD_CPU0_VPE2	Boolean	Override Config7.IVAD bit for CPU0/VPE2
config7IVAD_CPU0_VPE3	Boolean	Override Config7.IVAD bit for CPU0/VPE3
config7IVAD_CPU1_VPE0	Boolean	Override Config7.IVAD bit for CPU1/VPE0
config7IVAD_CPU1_VPE1	Boolean	Override Config7.IVAD bit for CPU1/VPE1
config7IVAD_CPU1_VPE2	Boolean	Override Config7.IVAD bit for CPU1/VPE2
config7IVAD_CPU1_VPE3	Boolean	Override Config7.IVAD bit for CPU1/VPE3
config7IVAD_CPU2_VPE0	Boolean	Override Config7.IVAD bit for CPU2/VPE0
config7IVAD_CPU2_VPE0	Boolean	Override Config7.IVAD bit for CPU2/VPE0 Override Config7.IVAD bit for CPU2/VPE1
config7IVAD_CPU2_VPE1	Boolean	Override Config7.IVAD bit for CPU2/VPE1 Override Config7.IVAD bit for CPU2/VPE2
config7IVAD_CPU2_VPE2	Boolean	Override Config7.IVAD bit for CPU2/VPE3 Override Config7.IVAD bit for CPU2/VPE3
		Override Config7.IVAD bit for CPU2/VPE3 Override Config7.IVAD bit for CPU3/VPE0
config7IVAD_CPU3_VPE0	Boolean	,
config7IVAD_CPU3_VPE1	Boolean	Override Config7.IVAD bit for CPU3/VPE1
config7IVAD_CPU3_VPE2	Boolean	Override Config7.IVAD bit for CPU3/VPE2
config7IVAD_CPU3_VPE3	Boolean	Override Config7.IVAD bit for CPU3/VPE3
config7IVAD_CPU4_VPE0	Boolean	Override Config7.IVAD bit for CPU4/VPE0
config7IVAD_CPU4_VPE1	Boolean	Override Config7.IVAD bit for CPU4/VPE1
config7IVAD_CPU4_VPE2	Boolean	Override Config7.IVAD bit for CPU4/VPE2
config7IVAD_CPU4_VPE3	Boolean	Override Config7.IVAD bit for CPU4/VPE3
config7IVAD_CPU5_VPE0	Boolean	Override Config7.IVAD bit for CPU5/VPE0

config7IVAD_CPU5_VPE1	Boolean	Override Config7.IVAD bit for CPU5/VPE1
config7IVAD_CPU5_VPE2	Boolean	Override Config7.IVAD bit for CPU5/VPE2
config7IVAD_CPU5_VPE3	Boolean	Override Config7.IVAD bit for CPU5/VPE3
config7IVAD_CPU6_VPE0	Boolean	Override Config7.IVAD bit for CPU6/VPE0
config7IVAD_CPU6_VPE1	Boolean	Override Config7.IVAD bit for CPU6/VPE1
config7IVAD_CPU6_VPE2	Boolean	Override Config7.IVAD bit for CPU6/VPE2
config7IVAD_CPU6_VPE3	Boolean	Override Config7.IVAD bit for CPU6/VPE3
config7IVAD_CPU7_VPE0	Boolean	Override Config7.IVAD bit for CPU7/VPE0
config7IVAD_CPU7_VPE1	Boolean	Override Config7.IVAD bit for CPU7/VPE1
config7IVAD_CPU7_VPE2	Boolean	Override Config7.IVAD bit for CPU7/VPE2
config7IVAD_CPU7_VPE3	Boolean	Override Config7.IVAD bit for CPU7/VPE3
config7RPS_CPU0_VPE0	Boolean	Override Config7.RPS bit for CPU0/VPE0
config7RPS_CPU0_VPE1	Boolean	Override Config7.RPS bit for CPU0/VPE1
config7RPS_CPU0_VPE2	Boolean	Override Config7.RPS bit for CPU0/VPE2
config7RPS_CPU0_VPE3	Boolean	Override Config7.RPS bit for CPU0/VPE3
config7RPS_CPU1_VPE0	Boolean	Override Config7.RPS bit for CPU1/VPE0
config7RPS_CPU1_VPE1	Boolean	Override Config7.RPS bit for CPU1/VPE1
config7RPS_CPU1_VPE2	Boolean	Override Config7.RPS bit for CPU1/VPE2
config7RPS_CPU1_VPE3	Boolean	Override Config7.RPS bit for CPU1/VPE3
config7RPS_CPU2_VPE0	Boolean	Override Config7.RPS bit for CPU2/VPE0
config7RPS_CPU2_VPE1	Boolean	Override Config7.RPS bit for CPU2/VPE1
config7RPS_CPU2_VPE2	Boolean	Override Config7.RPS bit for CPU2/VPE2
config7RPS_CPU2_VPE3	Boolean	Override Config7.RPS bit for CPU2/VPE3
config7RPS_CPU3_VPE0	Boolean	Override Config7.RPS bit for CPU3/VPE0
config7RPS_CPU3_VPE1	Boolean	Override Config7.RPS bit for CPU3/VPE1
config7RPS_CPU3_VPE2	Boolean	Override Config7.RPS bit for CPU3/VPE2
config7RPS_CPU3_VPE3	Boolean	Override Config7.RPS bit for CPU3/VPE3
config7RPS_CPU4_VPE0	Boolean	Override Config7.RPS bit for CPU4/VPE0
config7RPS_CPU4_VPE1	Boolean	Override Config7.RPS bit for CPU4/VPE1
config7RPS_CPU4_VPE2	Boolean	Override Config7.RPS bit for CPU4/VPE2
config7RPS_CPU4_VPE3	Boolean	Override Config7.RPS bit for CPU4/VPE3
config7RPS_CPU5_VPE0	Boolean	Override Config7.RPS bit for CPU5/VPE0
config7RPS_CPU5_VPE1	Boolean	Override Config7.RPS bit for CPU5/VPE1
config7RPS_CPU5_VPE2	Boolean	Override Config7.RPS bit for CPU5/VPE2
config7RPS_CPU5_VPE3	Boolean	Override Config7.RPS bit for CPU5/VPE3
config7RPS_CPU6_VPE0	Boolean	Override Config7.RPS bit for CPU6/VPE0
config7RPS_CPU6_VPE1	Boolean	Override Config7.RPS bit for CPU6/VPE1
config7RPS_CPU6_VPE2	Boolean	Override Config7.RPS bit for CPU6/VPE2
config7RPS_CPU6_VPE3	Boolean	Override Config7.RPS bit for CPU6/VPE3
config7RPS_CPU7_VPE0	Boolean	Override Config7.RPS bit for CPU7/VPE0
config7RPS_CPU7_VPE1	Boolean	Override Config7.RPS bit for CPU7/VPE1
config7RPS_CPU7_VPE2	Boolean	Override Config7.RPS bit for CPU7/VPE2
config7RPS_CPU7_VPE3	Boolean	Override Config7.RPS bit for CPU7/VPE3
statusFR	Boolean	Override power on value in Status.FR (Floating
Statusfit	Doolean	point register mode)
fcsrABS2008	Boolean	Override FCSR.ABS2008 (ABS/NEG compliant
ICSI AD 52008	Doolean	with IEEE 754-2008)
fcsrNAN2008	Boolean	Override FCSR.NAN2008 (QNaN/SNaN encodings
ICSITNAINZUUO	Doolean	match IEEE 754-2008 recommendation)
numMaarRegs	Uns32	
		Override number of MAAR registers (must be even)
srsconf0SRS1	Uns32	Override the SRS1 field in SRSConf0 register
srsconf0SRS2	Uns32	Override the SRS2 field in SRSConf0 register
srsconf0SRS3	Uns32	Override the SRS3 field in SRSConf0 register
wiredLimit	Uns32	Override Limit field of the Wired register
wiredLimitBits	Uns32	Override width of Limit field of the Wired register
wiredWiredBits	Uns32	Override width of Wired field of the Wired register

cdmmBaseCI	Boolean	Override CDMMBase.CI
parityEnable	Uns32	Specify error detection support: 0 - none; 1 - parity; 2 - ECC
useMpTb	Boolean	Override Use of multi-processor test bench
ExceptionBase	Uns32	Specify the BEV Exception Base address. (use GCR_Cx_RESET_BASE on CMP processors)
UseExceptionBase	Boolean	Set to one to use ExceptionBase[29:12] as the corresponding BEV address bits
first BEVException Base Mask Bit	Uns32	Specify LSB position of GCR_Cx_RESET_EXT_BASE.BEVExceptionBaseM field. Only used when SegCtl present
EVAReset	Boolean	Set to one to reset into non-legacy address map and BEV location. Only used when non-CMP and SegCtl present
ExceptionBaseMask	Uns32	Specify the ExceptionBaseMask value used for bits [27:firstBEVExceptionBaseMaskBit]. Only used when non-CMP and SegCtl present
ExceptionBasePA	Uns32	Bits [35:29] of the physical address for the BEV overlays. Only used when non-CMP and SegCtl present
l1BufferCache	Boolean	L1 Buffer Cache
GCU_EX	Boolean	CMP system only: GCR custom block present
GIC_EX	Boolean	CMP system only: GIC unit present
CPC_EX	Boolean	CMP system only: CPC unit present
TIMER_ROUTABLE	Boolean	CMP system only: cpu timer interrupt routable within cluster
SWINT_ROUTABLE	Boolean	CMP system only: software interrupt routable within cluster
PERFCNT_ROUTABLE	Boolean	CMP system only: performance counter interrupt routable within cluster
FDC_ROUTABLE	Boolean	CMP system only: fast debug channel interrupt routable within cluster
GCR_PCORES	Uns32	CMP system only: override GCR_CONFIG.PCORES (number of cores-1)
GCR_ADDR_REGIONS	Uns32	CMP system only: override GCR_CONFIG.ADDR_REGIONS (number of MMIO address regions)
GCR_NUMAUX	Uns32	CMP system only: override GCR_CONFIG.NUMAUX (number of auxiliary memory ports)
GCR_BASE	Uns32	CMP system only: override GCR_BASE.GCR_BASE (default GCR register address)
GCR_MINOR_REV	Uns32	CMP system only: override GCR_REV.MINOR_REV
GCR_MAJOR_REV	Uns32	CMP system only: override GCR_REV.MAJOR_REV
GCR_CACHE_MINOR_REV	Uns32	CMP system only: override GCR_CACHE_REV.MINOR_REV
GCR_CACHE_MAJOR_REV	Uns32	CMP system only: override GCR_CACHE_REV.MAJOR_REV
GCR_L2_ASSOC	Uns32	CMP system only: override GCR_L2_CONFIG.ASSOC
GCR_L2_SET_SIZE	Uns32	CMP system only: override GCR_L2_CONFIG.SET_SIZE
GCR_SYS_CONFIG2_MAX_VP_WIDTH	Uns32	CMP system only: override GCR_SYS_CONFIG2.MAX_VP_WIDTH

GCR_IOCU1_MINOR_REV	Uns32	CMP system only: override GCR_IOCU1_REV.MINOR_REV
GCR_IOCU1_MAJOR_REV	Uns32	CMP system only: override GCR_IOCU1_REV.MAJOR_REV
GIC_NUMINTERRUPTS	Uns32	CMP system only: override GIC_SH_CONFIG.NUMINTERRUPTS
GIC_COUNTBITS	Uns32	CMP system only: override GIC_SH_CONFIG.COUNTBITS
GIC_MINOR_REV	Uns32	CMP system only: override GIC_SH_REVISION.MINOR_REV
GIC_MAJOR_REV	Uns32	CMP system only: override GIC_SH_REVISION.MAJOR_REV
GIC_NUM_TEAMS	Uns32	CMP system only: override GIC_SH_DBG_CONFIG.NUM_TEAMS
GIC_TRIG_RESET	Uns32	CMP system only: Zero value of GIC_SH_TRIG_[31_0, 63_32]
GIC_PVPES	Uns32	CMP system only: override GIC_SH_CONFIG.PVPE
CPC_MICROSTEP	Uns32	CMP system only: override CPC_SEQDEL.MICROSTEP
CPC_RAILDELAY	Uns32	CMP system only: override CPC_RAIL.RAILDELAY
CPC_RESETLEN	Uns32	CMP system only: override CPC_RESETLEN.RESETLEN
CPC_MINOR_REV	Uns32	CMP system only: override CPC_REVISION.MINOR_REV
CPC_MAJOR_REV	Uns32	CMP system only: override CPC_REVISION.MAJOR_REV
GIC_SH_GID_CONFIG31_0	Uns32	CMP system only: override GIC_SH_GID_CONFIG[31_0]
GIC_SH_GID_CONFIG63_32	Uns32	CMP system only: override GIC_SH_GID_CONFIG[63_32]
GIC_SH_GID_CONFIG95_64	Uns32	CMP system only: override GIC_SH_GID_CONFIG[95_64]
GIC_SH_GID_CONFIG127_96	Uns32	CMP system only: override GIC_SH_GID_CONFIG[127_96]
GIC_SH_GID_CONFIG159_128	Uns32	CMP system only: override GIC_SH_GID_CONFIG[159_128]
GIC_SH_GID_CONFIG191_160	Uns32	CMP system only: override GIC_SH_GID_CONFIG[191_160]
GIC_SH_GID_CONFIG223_192	Uns32	CMP system only: override GIC_SH_GID_CONFIG[223_192]
GIC_SH_GID_CONFIG255_224	Uns32	CMP system only: override GIC_SH_GID_CONFIG[255_224]
gicVirtualVPNum_CPU0_VP0	Uns32	Override the IPTI field in IntCtl register for CPU0/VP0
gicVirtualVPNum_CPU0_VP1	Uns32	Override the IPTI field in IntCtl register for CPU0/VP1
gicVirtualVPNum_CPU0_VP2	Uns32	Override the IPTI field in IntCtl register for CPU0/VP2
gicVirtualVPNum_CPU0_VP3	Uns32	Override the IPTI field in IntCtl register for CPU0/VP3
gicVirtualVPNum_CPU1_VP0	Uns32	Override the IPTI field in IntCtl register for CPU1/VP0
gicVirtualVPNum_CPU1_VP1	Uns32	Override the IPTI field in IntCtl register for CPU1/VP1

gicVirtualVPNum_CPU1_VP2	Uns32	Override the IPTI field in IntCtl register for CPU1/VP2
gicVirtualVPNum_CPU1_VP3	Uns32	Override the IPTI field in IntCtl register for CPU1/VP3
gicVirtualVPNum_CPU2_VP0	Uns32	Override the IPTI field in IntCtl register for CPU2/VP0
gicVirtualVPNum_CPU2_VP1	Uns32	Override the IPTI field in IntCtl register for CPU2/VP1
gicVirtualVPNum_CPU2_VP2	Uns32	Override the IPTI field in IntCtl register for CPU2/VP2
gicVirtualVPNum_CPU2_VP3	Uns32	Override the IPTI field in IntCtl register for CPU2/VP3
gicVirtualVPNum_CPU3_VP0	Uns32	Override the IPTI field in IntCtl register for CPU3/VP0
gicVirtualVPNum_CPU3_VP1	Uns32	Override the IPTI field in IntCtl register for CPU3/VP1
gicVirtualVPNum_CPU3_VP2	Uns32	Override the IPTI field in IntCtl register for CPU3/VP2
gicVirtualVPNum_CPU3_VP3	Uns32	Override the IPTI field in IntCtl register for CPU3/VP3
gicVirtualVPNum_CPU4_VP0	Uns32	Override the IPTI field in IntCtl register for CPU4/VP0
gicVirtualVPNum_CPU4_VP1	Uns32	Override the IPTI field in IntCtl register for CPU4/VP1
gicVirtualVPNum_CPU4_VP2	Uns32	Override the IPTI field in IntCtl register for CPU4/VP2
gicVirtualVPNum_CPU4_VP3	Uns32	Override the IPTI field in IntCtl register for CPU4/VP3
$gicVirtualVPNum_CPU5_VP0$	Uns32	Override the IPTI field in IntCtl register for CPU5/VP0
gicVirtualVPNum_CPU5_VP1	Uns32	Override the IPTI field in IntCtl register for CPU5/VP1
gicVirtualVPNum_CPU5_VP2	Uns32	Override the IPTI field in IntCtl register for CPU5/VP2
gicVirtualVPNum_CPU5_VP3	Uns32	Override the IPTI field in IntCtl register for CPU5/VP3
gicVirtualVPNum_CPU6_VP0	Uns32	Override the IPTI field in IntCtl register for CPU6/VP0
$gicVirtualVPNum_CPU6_VP1$	Uns32	Override the IPTI field in IntCtl register for CPU6/VP1
gicVirtualVPNum_CPU6_VP2	Uns32	Override the IPTI field in IntCtl register for CPU6/VP2
gicVirtualVPNum_CPU6_VP3	Uns32	Override the IPTI field in IntCtl register for CPU6/VP3
$gicVirtualVPNum_CPU7_VP0$	Uns32	Override the IPTI field in IntCtl register for CPU7/VP0
gicVirtualVPNum_CPU7_VP1	Uns32	Override the IPTI field in IntCtl register for CPU7/VP1
gicVirtualVPNum_CPU7_VP2	Uns32	Override the IPTI field in IntCtl register for CPU7/VP2
gicVirtualVPNum_CPU7_VP3	Uns32	Override the IPTI field in IntCtl register for CPU7/VP3
GCR_C0_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 0
GCR_C1_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 1

GCR_C2_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for
		core 2
GCR_C3_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for
		core 3
GCR_C4_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for
		core 4
GCR_C5_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for
GCR_C6_RESET_BASE	Uns32	core 5 CMP system only: GCR_CL_RESET_BASE for
GCR_CO_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 6
GCR_C7_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for
	011352	core 7
GCR_C8_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for
	0 0	core 8
GCR_C9_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for
		core 9
GCR_C0_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE
		for core 0
GCR_C1_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE
		for core 1
GCR_C2_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE
CCD Co DECEM DVM DACE	11 00	for core 2
GCR_C3_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE
GCR_C4_RESET_EXT_BASE	Uns32	for core 3 CMP system only: GCR_CL_RESET_EXT_BASE
GCR_C4_RESE1_EA1_DASE	Uns52	for core 4
GCR_C5_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE
	0.11562	for core 5
GCR_C6_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE
		for core 6
GCR_C7_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE
		for core 7
GCR_C8_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE
		for core 8
GCR_C9_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE
CDC CO VD DN	11 00	for core 9
CPC_C0_VP_EN CPC_C1_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 0
CPC_C1_VP_EN CPC_C2_VP_EN	Uns32 Uns32	CMP system only: CPC_VP_EN for core 1 CMP system only: CPC_VP_EN for core 2
CPC_C3_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 3
CPC_C4_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 4
CPC_C5_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 5
CPC_C6_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 6
CPC_C7_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 7
CPC_C8_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 8
CPC_C9_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 9
EIC_OPTION	Uns32	Override the external interrupt controller
		EIC_OPTION
hasImpl17	Boolean	Enable read/write of Impl17 bit in Status register
hasImpl16	Boolean	Enable read/write of Impl16 bit in Status register
ISPRAM_SIZE	Uns32	Encoded size of the ISPRAM region
ICDD AM DACE	TT 0.	(log2(<ispram bytes="" in="" size="">) - 11)</ispram>
ISPRAM_BASE	Uns64	Starting physical address of the ISPRAM region
ISPRAM_ENABLE	Boolean	Set the enable bit of the ISPRAM region's tag (used
		to enable the ISPRAM region prior to reset)

ISPRAM_FILE	String	Load a MIPS hex file into the ISPRAM region prior	
		to reset	
DSPRAM_SIZE	Uns32	Encoded size of the DSPRAM region	
		$(\log 2(< DSPRAM \text{ size in bytes}) - 11)$	
DSPRAM_BASE	Uns64	Starting physical address of the DSPRAM region	
DSPRAM_ENABLE	Boolean	Set the enable bit of the DSPRAM region's tag	
		(used to enable the DSPRAM region prior to re-	
		set)	
DSPRAM_PRESENT	Boolean	DSPRAM is present with SAAR	
USPRAM_SIZE	Uns32	Encoded size of the USPRAM region	
		$(\log 2(\langle \text{USPRAM size in bytes} \rangle) - 11)$	
USPRAM_BASE	Uns64	Starting physical address of the USPRAM region	
USPRAM_ENABLE	Boolean	Set the enable bit of the USPRAM region's tag	
		(used to enable the USPRAM region prior to re-	
		set)	
USPRAM_FILE	String	Load a MIPS hex file into the USPRAM region	
		prior to reset	
misalignedDataException	Enumeration	Select misaligned data access exception signaling:	
		never, checkCCA or always (never, checkCCA or	
		always)	
commitTlbwErr	Boolean	Commit TLBWI/TLBRI on ECC; in	
		MIPS_DV_MODE only	

Table 8.3: Parameters that can be set in: CPU

8.2 Parameter values

These are the current parameter values.

Name	Value
(Others)	
endian	none
cacheenable	default
cachedebug	0
cacheextbiuinfo	0x0
mipsHexFile	
IMPERAS_MIPS_AVP_OPCODES	F
cacheIndexBypassTLB	F
MIPS_TRACE	F
gprNames	F
supervisorMode	F
busErrors	T
fixedMMU	F
fixedDbgRegSize	F
removeDSP	F
removeCMP	F
removeFP	F
removeFTLB	F
isISA	F
hiddenTLBentries	F

nonfCountage	0
perfCounters ITCNumEntries	
ITCNumEntries ITCNumFIFO	0
	0
ITCFIFODepth	0
ITCEmptyOnReset	F
MTFPU	0
supportDenormals	F
VPE0MaxTC	0
VPE1MaxTC	0
mpuRegions	0
mpuType	0
mpuEnable	F
mpuSegment0	0
mpuSegment1	0
mpuSegment2	0
mpuSegment3	0
mpuSegment4	0
mpuSegment5	0
mpuSegment6	0
mpuSegment7	0
mpuSegment8	0
mpuSegment9	0
mpuSegment10	0
mpuSegment11	0
mpuSegment12	0
mpuSegment13	0
mpuSegment14	0
mpuSegment15	0
mvpconf0vpe	0
tcDisable	0
vpeDisable	0
mvpconf0tc	0
mvpconf0pcp	F
mvpconf0tcp	F
mvpconf1c1f	F
mvpcontrolPolicyMode	F
hasFDC	0
licenseWarningDays	15
MIPS_UHI	F
mipsUhiArgs	
mipsUhiJail	
MIPS_DV_MODE	F
MIPS_MAGIC_OPCODES	F
enableTrickbox	F
fpuexcdisable	F
трислешьшые	1.

TRU_PRESENT	F
ucLLwordsLocked	0
FUSA	F
CPC_FAULT_SUPPORTED	0
CPC_FAULT_ENABLE	0
cop2Bits	32
cop2FileName	
udiConfig	0
udiFileName	
vectoredinterrupt	F
externalinterrupt	F
config3VEIC_VPE0	F
config3VEIC_VPE1	F
config3VEIC_VPE2	F
config3VEIC_VPE3	F
rootFixedMMU	F
rootMMUSizeM1	0
srsctlHSS	0
firPS	0
firHas2008	0
usePreciseFpu	0
simulateLite	NONE
pridCompanyOptions	0
pridRevision	0
globalClusterNum	0
intctlIPTI	0
intctlIPFDC	0
intctlIPPCI	0
numWatch	0
maxVP	0
numVP	0
numVPtoStart	0
sharedTLBindex	0
xconfigSpecified	F
intctlIPTI_CPU0_VP0	0
intctlIPTI_CPU0_VP1	0
intctlIPTI_CPU0_VP2	0
intctlIPTI_CPU0_VP3	0
intctlIPTI_CPU1_VP0	0
intctlIPTI_CPU1_VP1	0
intctlIPTI_CPU1_VP2	0
intetlIPTI_CPU1_VP3	0
intctlIPTI_CPU2_VP0	0
intctlIPTI_CPU2_VP1	0
intctlIPTI_CPU2_VP2	0

intctlIPTI_CPU2_VP3	0
intctlIPTI_CPU3_VP0	0
intctlIPTI_CPU3_VP1	0
intctlIPTI_CPU3_VP2	0
intctlIPTI_CPU3_VP3	0
intctlIPTI_CPU4_VP0	0
intctlIPTI_CPU4_VP1	0
intctlIPTI_CPU4_VP2	0
intctlIPTI_CPU4_VP3	0
intctlIPTI_CPU5_VP0	0
intctlIPTI_CPU5_VP1	0
intctlIPTI_CPU5_VP2	0
intctlIPTI_CPU5_VP3	0
intctlIPTI_CPU6_VP0	0
intctlIPTI_CPU6_VP1	0
intctlIPTI_CPU6_VP2	0
intctlIPTI_CPU6_VP3	0
intctlIPTI_CPU7_VP0	0
intctlIPTI_CPU7_VP1	0
intctlIPTI_CPU7_VP2	0
intctlIPTI_CPU7_VP3	0
intctlIPFDC_CPU0_VP0	0
intctlIPFDC_CPU0_VP1	0
intctlIPFDC_CPU0_VP2	0
intctlIPFDC_CPU0_VP3	0
intctlIPFDC_CPU1_VP0	0
intctlIPFDC_CPU1_VP1	0
intctlIPFDC_CPU1_VP2	0
intctlIPFDC_CPU1_VP3	0
intctlIPFDC_CPU2_VP0	0
intctlIPFDC_CPU2_VP1	0
intctlIPFDC_CPU2_VP2	0
intctlIPFDC_CPU2_VP3	0
intctlIPFDC_CPU3_VP0	0
intctlIPFDC_CPU3_VP1	0
intctlIPFDC_CPU3_VP2	0
intctlIPFDC_CPU3_VP3	0
intctlIPFDC_CPU4_VP0	0
intctlIPFDC_CPU4_VP1	0
intctlIPFDC_CPU4_VP2	0
intctlIPFDC_CPU4_VP3	0
intctlIPFDC_CPU5_VP0	0
intctlIPFDC_CPU5_VP1	0
intctlIPFDC_CPU5_VP2	0
intctlIPFDC_CPU5_VP3	0

intetlIPFDC_CPU6_VP2 intetlIPFDC_CPU6_VP3 intetlIPFDC_CPU7_VP0 intetlIPFDC_CPU7_VP0 intetlIPFDC_CPU7_VP1 intetlIPFDC_CPU7_VP1 intetlIPFDC_CPU7_VP2 intetlIPFDC_CPU7_VP2 intetlIPFDC_CPU7_VP3 intetlIPFDC_CPU7_VP3 intetlIPPCL_CPU0_VP0 intetlIPPCL_CPU0_VP0 intetlIPPCL_CPU0_VP1 intetlIPPCL_CPU0_VP2 intetlIPPCL_CPU0_VP3 intetlIPPCL_CPU1_VP0 intetlIPPCL_CPU1_VP0 intetlIPPCL_CPU1_VP0 intetlIPPCL_CPU1_VP1 intetlIPPCL_CPU1_VP2 intetlIPPCL_CPU1_VP3 intetlIPPCL_CPU1_VP3 intetlIPPCL_CPU2_VP0 intetlIPPCL_CPU2_VP0 intetlIPPCL_CPU2_VP1 intetlIPPCL_CPU2_VP2 intetlIPPCL_CPU3_VP0 intetlIPPCL_CPU3_VP0 intetlIPPCL_CPU3_VP1 intetlIPPCL_CPU3_VP1 intetlIPPCL_CPU3_VP2 intetlIPPCL_CPU3_VP3 intetlIPPCL_CPU3_VP3 intetlIPPCL_CPU3_VP3 intetlIPPCL_CPU3_VP3 intetlIPPCL_CPU4_VP0 intetlIPPCL_CPU4_VP0 intetlIPPCL_CPU4_VP1 intetlIPPCL_CPU5_VP0 intetlIPPCL_CPU5_VP0 intetlIPPCL_CPU5_VP0 intetlIPPCL_CPU5_VP1 intetlIPPCL_CPU5_VP2 intetlIPPCL_CPU5_VP2 intetlIPPCL_CPU5_VP3 intetlIPPCL_CPU6_VP9 intetlIPPCL_CPU6_VP1 intetlIPPCL_CPU6_VP1 intetlIPPCL_CPU6_VP3 intetlIPPCL_CPU6_VP3 intetlIPPCL_CPU6_VP3 intetlIPPCL_CPU6_VP4 intetlIPPCL_CPU6_VP4 intetlIPPCL_CPU6_VP9 intetlIPPCL_CPU6_VP4 intetlIPPCL_CPU6_VP9 intetlIPP		
intetlIPFDC_CPU6_VP2 intetlIPFDC_CPU7_VP0 intetlIPFDC_CPU7_VP1 intetlIPFDC_CPU7_VP1 intetlIPFDC_CPU7_VP2 intetlIPFDC_CPU7_VP2 intetlIPFDC_CPU7_VP3 intetlIPFDC_CPU7_VP3 intetlIPPCL_CPU0_VP0 intetlIPPCL_CPU0_VP0 intetlIPPCL_CPU0_VP1 intetlIPPCL_CPU0_VP2 intetlIPPCL_CPU0_VP3 intetlIPPCL_CPU0_VP3 intetlIPPCL_CPU1_VP0 intetlIPPCL_CPU1_VP0 intetlIPPCL_CPU1_VP1 intetlIPPCL_CPU1_VP2 intetlIPPCL_CPU1_VP3 intetlIPPCL_CPU1_VP3 intetlIPPCL_CPU2_VP0 intetlIPPCL_CPU2_VP0 intetlIPPCL_CPU2_VP1 intetlIPPCL_CPU2_VP1 intetlIPPCL_CPU3_VP0 intetlIPPCL_CPU3_VP0 intetlIPPCL_CPU3_VP1 intetlIPPCL_CPU3_VP1 intetlIPPCL_CPU3_VP2 intetlIPPCL_CPU3_VP3 intetlIPPCL_CPU3_VP3 intetlIPPCL_CPU3_VP3 intetlIPPCL_CPU4_VP0 intetlIPPCL_CPU4_VP0 intetlIPPCL_CPU4_VP1 intetlIPPCL_CPU4_VP2 intetlIPPCL_CPU5_VP0 intetlIPPCL_CPU5_VP0 intetlIPPCL_CPU5_VP0 intetlIPPCL_CPU5_VP1 intetlIPPCL_CPU5_VP2 intetlIPPCL_CPU5_VP2 intetlIPPCL_CPU5_VP3 intetlIPPCL_CPU6_VP9 intetlIPP	intctlIPFDC_CPU6_VP0	0
intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPFDC_CPU7_VP3 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP1 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPP		0
intetlIPFDC_CPU7_VP0 intetlIPFDC_CPU7_VP1 intetlIPFDC_CPU7_VP2 intetlIPFDC_CPU7_VP3 intetlIPFDC_CPU7_VP3 intetlIPPCI_CPU0_VP0 intetlIPPCI_CPU0_VP1 intetlIPPCI_CPU0_VP2 intetlIPPCI_CPU0_VP3 intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP1 intetlIPPCI_CPU1_VP2 intetlIPPCI_CPU1_VP3 intetlIPPCI_CPU1_VP3 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP1 intetlIPPCI_CPU2_VP2 intetlIPPCI_CPU3_VP2 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP1 intetlIPPCI_CPU3_VP2 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP1 intetlIPPCI_CPU4_VP1 intetlIPPCI_CPU4_VP2 intetlIPPCI_CPU4_VP3 intetlIPPCI_CPU4_VP3 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP1 intetlIPPCI_CPU5_VP2 intetlIPPCI_CPU5_VP2 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU6_VP4 intetlIPC		0
intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP1 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg3PA 0	intctlIPFDC_CPU6_VP3	0
intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP1 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP3 segcfg1PA segcfg3PA oosepcfg3PA	intctlIPFDC_CPU7_VP0	0
intctlIPFDC_CPU7_VP3 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP1 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP3 segcfg1PA segcfg2PA segcfg3PA o	intctlIPFDC_CPU7_VP1	0
intetlIPPCI_CPU0_VP0 intetlIPPCI_CPU0_VP1 intetlIPPCI_CPU0_VP2 intetlIPPCI_CPU0_VP3 intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP1 intetlIPPCI_CPU1_VP2 intetlIPPCI_CPU1_VP3 intetlIPPCI_CPU1_VP3 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP1 intetlIPPCI_CPU2_VP2 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP1 intetlIPPCI_CPU3_VP2 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP1 intetlIPPCI_CPU4_VP2 intetlIPPCI_CPU4_VP3 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP1 intetlIPPCI_CPU5_VP2 intetlIPPCI_CPU5_VP2 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU6_VP0 intetlIPPCI_CPU6_VP0 intetlIPPCI_CPU6_VP0 intetlIPPCI_CPU6_VP1 intetlIPPCI_CPU6_VP2 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU7_VP0 intetlIPPCI_CPU7_VP0 intetlIPPCI_CPU7_VP1 intetlIPPCI_CPU7_VP2 intetlIPPCI_CPU7_VP2 intetlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg2PA segcfg3PA	intctlIPFDC_CPU7_VP2	0
intetlIPPCI_CPU0_VP1 intetlIPPCI_CPU0_VP2 intetlIPPCI_CPU0_VP3 intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP1 intetlIPPCI_CPU1_VP1 intetlIPPCI_CPU1_VP2 intetlIPPCI_CPU1_VP3 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP1 intetlIPPCI_CPU2_VP2 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP1 intetlIPPCI_CPU3_VP1 intetlIPPCI_CPU3_VP2 intetlIPPCI_CPU3_VP2 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP1 intetlIPPCI_CPU4_VP2 intetlIPPCI_CPU4_VP3 intetlIPPCI_CPU4_VP3 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP1 intetlIPPCI_CPU5_VP2 intetlIPPCI_CPU6_VP2 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP0 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU7_VP0 intetlIPPCI_CPU7_VP0 intetlIPPCI_CPU7_VP1 intetlIPPCI_CPU7_VP2 intetlIPPCI_CPU7_VP2 intetlIPPCI_CPU7_VP3 segcfg1PA segcfg2PA segcfg3PA	intctlIPFDC_CPU7_VP3	0
intetlIPPCI_CPU0_VP3 intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP1 intetlIPPCI_CPU1_VP1 intetlIPPCI_CPU1_VP2 intetlIPPCI_CPU1_VP3 intetlIPPCI_CPU1_VP3 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP1 intetlIPPCI_CPU2_VP2 intetlIPPCI_CPU2_VP3 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP1 intetlIPPCI_CPU3_VP1 intetlIPPCI_CPU3_VP2 intetlIPPCI_CPU3_VP2 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP1 intetlIPPCI_CPU4_VP2 intetlIPPCI_CPU4_VP3 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP1 intetlIPPCI_CPU5_VP2 intetlIPPCI_CPU6_VP2 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU7_VP0 intetlIPPCI_CPU7_VP0 intetlIPPCI_CPU7_VP1 intetlIPPCI_CPU7_VP2 intetlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg2PA segcfg3PA	intctlIPPCI_CPU0_VP0	0
intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU2_VP3 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 orintctlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg3PA orintctliPPCI_CPU7_VP3 segcfg3PA orintctliPPCI_CPU7_VP3 segcfg3PA orintctliPPCI_CPU7_VP3 segcfg3PA orintctliPPCI_CPU7_VP3 segcfg3PA	intctlIPPCI_CPU0_VP1	0
intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU2_VP3 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg3PA o	intctlIPPCI_CPU0_VP2	0
intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg3PA o	intctlIPPCI_CPU0_VP3	0
intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU2_VP3 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg3PA o	intctlIPPCI_CPU1_VP0	0
intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU2_VP3 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg3PA o	intctlIPPCI_CPU1_VP1	0
intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU2_VP3 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg2PA segcfg3PA 0	intctlIPPCI_CPU1_VP2	0
intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg1PA segcfg3PA o	intctlIPPCI_CPU1_VP3	0
intctlIPPCI_CPU2_VP3 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg2PA segcfg3PA 0	intctlIPPCI_CPU2_VP0	0
intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP0 intctlIPPCI_CPU6_VP1 intctlIPPCI_CPU6_VP2 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU6_VP3 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP0 intctlIPPCI_CPU7_VP1 intctlIPPCI_CPU7_VP2 intctlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg1PA segcfg3PA 0	intctlIPPCI_CPU2_VP1	0
intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP2 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP1 intetlIPPCI_CPU4_VP1 intetlIPPCI_CPU4_VP2 intetlIPPCI_CPU4_VP3 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP1 intetlIPPCI_CPU5_VP2 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU6_VP0 intetlIPPCI_CPU6_VP1 intetlIPPCI_CPU6_VP1 intetlIPPCI_CPU6_VP2 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU6_VP3 intetlIPPCI_CPU7_VP0 intetlIPPCI_CPU7_VP0 intetlIPPCI_CPU7_VP1 intetlIPPCI_CPU7_VP2 intetlIPPCI_CPU7_VP3 segcfg0PA segcfg1PA segcfg2PA segcfg3PA 0	intctlIPPCI_CPU2_VP2	0
intetlIPPCI_CPU3_VP2 0 intetlIPPCI_CPU3_VP3 0 intetlIPPCI_CPU4_VP0 0 intetlIPPCI_CPU4_VP1 0 intetlIPPCI_CPU4_VP2 0 intetlIPPCI_CPU4_VP3 0 intetlIPPCI_CPU5_VP0 0 intetlIPPCI_CPU5_VP1 0 intetlIPPCI_CPU5_VP2 0 intetlIPPCI_CPU5_VP3 0 intetlIPPCI_CPU6_VP0 0 intetlIPPCI_CPU6_VP1 0 intetlIPPCI_CPU6_VP2 0 intetlIPPCI_CPU6_VP3 0 intetlIPPCI_CPU7_VP0 0 intetlIPPCI_CPU7_VP1 0 intetlIPPCI_CPU7_VP2 0 intetlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU2_VP3	0
intctlIPPCI_CPU3_VP3 0 intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU3_VP0	0
intctlIPPCI_CPU3_VP3 0 intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU3_VP1	0
intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU3_VP2	0
intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU3_VP3	0
intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU4_VP0	0
intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU4_VP1	0
intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU4_VP2	0
intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU4_VP3	0
intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg3PA 0 segcfg3PA 0	intctlIPPCI_CPU5_VP0	0
intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU5_VP1	0
intctlIPPCI_CPU6_VP0 0 intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg3PA 0 segcfg3PA 0	intctlIPPCI_CPU5_VP2	0
intctlIPPCI_CPU6_VP1 0 intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU5_VP3	0
intctlIPPCI_CPU6_VP2 0 intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU6_VP0	0
intctlIPPCI_CPU6_VP3 0 intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU6_VP1	0
intctlIPPCI_CPU7_VP0 0 intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU6_VP2	0
intctlIPPCI_CPU7_VP1 0 intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU6_VP3	0
intctlIPPCI_CPU7_VP2 0 intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU7_VP0	0
intctlIPPCI_CPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU7_VP1	0
segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU7_VP2	0
segcfg1PA 0 segcfg2PA 0 segcfg3PA 0	intctlIPPCI_CPU7_VP3	0
segcfg2PA 0 segcfg3PA 0		0
segcfg2PA 0 segcfg3PA 0	segcfg1PA	0
		0
segcfg4PA 0	segcfg3PA	0
0	segcfg4PA	0

0.704	
segcfg5PA	0
segcfg0AM	0
segcfg1AM	0
segcfg2AM	0
segcfg3AM	0
segcfg4AM	0
segcfg5AM	0
segcfg0EU	0
segcfg1EU	0
segcfg2EU	0
segcfg3EU	0
segcfg4EU	0
segcfg5EU	0
segcfg0C	0
segcfg1C	0
segcfg2C	0
segcfg3C	0
segcfg4C	0
segcfg5C	0
cdmmSize	0
configAR	0
configBM	0
configDSP	F
configISP	F
configK0	0
configKU	0
configK23	0
configMDU	F
configMM	F
configMT	0
configSB	F
configBCP	F
MIPS16eASE	F
config1DA	0
config1DL	0
config1DS	0
config1EP	F
config1IA	0
config1IL	0
config1IS	0
config1MMUSizeM1	0
config1MMUSizeM1_VPE1	0
config1MMUSizeM1_VPE2	0
config1MMUSizeM1_VPE3	0
config1WR	F
	1

config1PC	F
config1C2	F
config2SU	0
config2SS	0
config2SL	0
config2SA	0
config3BI	F
config3BP	F
config3CDMM	F
config3CTXTC	F
config3DSPP	F
config3DSP2P	F
config3IPLW	0
config3ISA	0
config3ISAOnExc	F
config3ITL	F
config3LPA	F
config3MCU	F
config3MMAR	0
config3RXI	F
config3SC	F
config3ULRI	F
config3VZ	F
config3MSAP	F
config3CMGCR	F
config3SP	F
config3TL	0
config3PW	F
config4AE	F
config4IE	0
config4MMUConfig	0
config4MMUExtDef	0
config4VTLBSizeExt	0
config4V1EBSEEEXt config4KScrExist	0
config5EVA	F
config5LLB	F
config5MRP	F
config5NFExists	F
mips32Macro	F
config5MSAEn	F
config5MVH	F
config5DEC	F
config5GI	0 F
config5CRCP	F
config5VP	Т

config6FTLBEn	F
config7AR	F
config7DCIDX_MODE	0
config7HCI	F
config7IAR	F
config7WII	F
config7ES	0
config7WR	F
config7FPR	F
config7USP	0
config7BTLM	F
config7BusSlp	F
config7IVAD	F
config7RPS	F
config7IAR_CPU0_VPE0	F
config7IAR_CPU0_VPE1	F
config7IAR_CPU0_VPE2	F
config7IAR_CPU0_VPE3	F
config7IAR_CPU1_VPE0	F
config7IAR_CPU1_VPE1	F
config7IAR_CPU1_VPE2	F
config7IAR_CPU1_VPE3	F
config7IAR_CPU2_VPE0	F
config7IAR_CPU2_VPE1	F
config7IAR_CPU2_VPE2	F
config7IAR_CPU2_VPE3	F
config7IAR_CPU3_VPE0	F
config7IAR_CPU3_VPE1	F
config7IAR_CPU3_VPE2	F
config7IAR_CPU3_VPE3	F
config7IAR_CPU4_VPE0	F
config7IAR_CPU4_VPE1	F
config7IAR_CPU4_VPE2	F
config7IAR_CPU4_VPE3	F
config7IAR_CPU5_VPE0	F
config7IAR_CPU5_VPE1	F
config7IAR_CPU5_VPE2	F
config7IAR_CPU5_VPE3	F
config7IAR_CPU6_VPE0	F
config7IAR_CPU6_VPE1	F
config7IAR_CPU6_VPE2	F
config7IAR_CPU6_VPE3	F
config7IAR_CPU7_VPE0	F
config7IAR_CPU7_VPE1	F
config7IAR_CPU7_VPE2	F

config7IAR_CPU7_VPE3	F
config7IVAD_CPU0_VPE0	F
config7IVAD_CPU0_VPE1	F
config7IVAD_CPU0_VPE2	F
config7IVAD_CPU0_VPE3	F
config7IVAD_CPU1_VPE0	F
config7IVAD_CPU1_VPE1	F
config7IVAD_CPU1_VPE2	F
config7IVAD_CPU1_VPE3	F
config7IVAD_CPU2_VPE0	F
config7IVAD_CPU2_VPE1	F
config7IVAD_CPU2_VPE2	F
config7IVAD_CPU2_VPE3	F
config7IVAD_CPU3_VPE0	F
config7IVAD_CPU3_VPE1	F
config7IVAD_CPU3_VPE2	F
config7IVAD_CPU3_VPE3	F
config7IVAD_CPU4_VPE0	F
config7IVAD_CPU4_VPE1	F
config7IVAD_CPU4_VPE2	F
config7IVAD_CPU4_VPE3	F
config7IVAD_CPU5_VPE0	F
config7IVAD_CPU5_VPE1	F
config7IVAD_CPU5_VPE2	F
config7IVAD_CPU5_VPE3	F
config7IVAD_CPU6_VPE0	F
config7IVAD_CPU6_VPE1	F
config7IVAD_CPU6_VPE2	F
config7IVAD_CPU6_VPE3	F
config7IVAD_CPU7_VPE0	F
config7IVAD_CPU7_VPE1	F
config7IVAD_CPU7_VPE2	F
config7IVAD_CPU7_VPE3	F
config7RPS_CPU0_VPE0	F
config7RPS_CPU0_VPE1	F
config7RPS_CPU0_VPE2	F
config7RPS_CPU0_VPE3	F
config7RPS_CPU1_VPE0	F
config7RPS_CPU1_VPE1	F
config7RPS_CPU1_VPE2	F
config7RPS_CPU1_VPE3	F
config7RPS_CPU2_VPE0	F
config7RPS_CPU2_VPE1	F
config7RPS_CPU2_VPE2	F
config7RPS_CPU2_VPE3	F

config7RPS_CPU3_VPE0	F
config7RPS_CPU3_VPE1	F
config7RPS_CPU3_VPE2	F
config7RPS_CPU3_VPE3	F
config7RPS_CPU4_VPE0	F
config7RPS_CPU4_VPE1	F
config7RPS_CPU4_VPE2	F
config7RPS_CPU4_VPE3	F
config7RPS_CPU5_VPE0	F
config7RPS_CPU5_VPE1	F
config7RPS_CPU5_VPE2	F
config7RPS_CPU5_VPE3	F
config7RPS_CPU6_VPE0	F
config7RPS_CPU6_VPE1	F
config7RPS_CPU6_VPE2	F
config7RPS_CPU6_VPE3	F
config7RPS_CPU7_VPE0	F
config7RPS_CPU7_VPE1	F
config7RPS_CPU7_VPE2	F
config7RPS_CPU7_VPE3	F
statusFR	F
fcsrABS2008	F
fcsrNAN2008	F
numMaarRegs	6
srsconf0SRS1	0
srsconf0SRS2	0
srsconf0SRS3	0
wiredLimit	0
wiredLimitBits	0
wiredWiredBits	0
cdmmBaseCI	F
parityEnable	1
useMpTb	Т
ExceptionBase	0
UseExceptionBase	F
${\it first} {\it BEVException} {\it BaseMaskBit}$	20
EVAReset	F
ExceptionBaseMask	0
ExceptionBasePA	0
11BufferCache	F
GCU_EX	F
GIC_EX	F
CPC_EX	F
TIMER_ROUTABLE	F
SWINT_ROUTABLE	F

PERFCNT_ROUTABLE	F
FDC_ROUTABLE	F
GCR_PCORES	0
GCR_ADDR_REGIONS	0
GCR_NUMAUX	0
GCR_BASE	0
GCR_MINOR_REV	0
GCR_MAJOR_REV	0
GCR_CACHE_MINOR_REV	0
GCR_CACHE_MAJOR_REV	0
GCR_L2_ASSOC	0
GCR_L2_SET_SIZE	0
GCR_SYS_CONFIG2_MAX_VP_WIDTH	0
GCR_IOCU1_MINOR_REV	0
GCR_IOCU1_MAJOR_REV	0
GIC_NUMINTERRUPTS	0
GIC_COUNTBITS	0
GIC_MINOR_REV	0
GIC_MAJOR_REV	0
GIC_NUM_TEAMS	7
GIC_TRIG_RESET	0
GIC_PVPES	0
CPC_MICROSTEP	0
CPC_RAILDELAY	0
CPC_RESETLEN	0
CPC_MINOR_REV	0
CPC_MAJOR_REV	0
GIC_SH_GID_CONFIG31_0	0
GIC_SH_GID_CONFIG63_32	0
GIC_SH_GID_CONFIG95_64	0
GIC_SH_GID_CONFIG127_96	0
GIC_SH_GID_CONFIG159_128	0
GIC_SH_GID_CONFIG191_160	0
GIC_SH_GID_CONFIG223_192	0
GIC_SH_GID_CONFIG255_224	0
gicVirtualVPNum_CPU0_VP0	0
gicVirtualVPNum_CPU0_VP1	0
gicVirtualVPNum_CPU0_VP2	0
gicVirtualVPNum_CPU0_VP3	0
gicVirtualVPNum_CPU1_VP0	0
gicVirtualVPNum_CPU1_VP1	0
gicVirtualVPNum_CPU1_VP2	0
gicVirtualVPNum_CPU1_VP3	0
gicVirtualVPNum_CPU2_VP0	0
gicVirtualVPNum_CPU2_VP1	0

gicVirtualVPNum_CPU2_VP3 0 gicVirtualVPNum_CPU3_VP0 0 gicVirtualVPNum_CPU3_VP1 0 gicVirtualVPNum_CPU3_VP2 0 gicVirtualVPNum_CPU3_VP3 0 gicVirtualVPNum_CPU4_VP0 0 gicVirtualVPNum_CPU4_VP1 0 gicVirtualVPNum_CPU4_VP2 0 gicVirtualVPNum_CPU4_VP3 0 gicVirtualVPNum_CPU5_VP0 0 gicVirtualVPNum_CPU5_VP1 0 gicVirtualVPNum_CPU5_VP2 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU6_VP0 0 gicVirtualVPNum_CPU6_VP1 0 gicVirtualVPNum_CPU6_VP2 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0		
gicVirtualVPNum_CPU3_VP1 0 gicVirtualVPNum_CPU3_VP2 0 gicVirtualVPNum_CPU3_VP3 0 gicVirtualVPNum_CPU4_VP0 0 gicVirtualVPNum_CPU4_VP1 0 gicVirtualVPNum_CPU4_VP2 0 gicVirtualVPNum_CPU4_VP3 0 gicVirtualVPNum_CPU5_VP0 0 gicVirtualVPNum_CPU5_VP1 0 gicVirtualVPNum_CPU5_VP2 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU6_VP0 0 gicVirtualVPNum_CPU6_VP1 0 gicVirtualVPNum_CPU6_VP2 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C3_RESET_EXT_BASE 0		0
gicVirtualVPNum_CPU3_VP2 0 gicVirtualVPNum_CPU3_VP3 0 gicVirtualVPNum_CPU4_VP0 0 gicVirtualVPNum_CPU4_VP1 0 gicVirtualVPNum_CPU4_VP2 0 gicVirtualVPNum_CPU4_VP3 0 gicVirtualVPNum_CPU5_VP0 0 gicVirtualVPNum_CPU5_VP1 0 gicVirtualVPNum_CPU5_VP2 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU6_VP0 0 gicVirtualVPNum_CPU6_VP1 0 gicVirtualVPNum_CPU6_VP2 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C7_RESET_BASE 0 <td< td=""><td></td><td>0</td></td<>		0
gicVirtualVPNum_CPU3_VP3 0 gicVirtualVPNum_CPU4_VP0 0 gicVirtualVPNum_CPU4_VP1 0 gicVirtualVPNum_CPU4_VP2 0 gicVirtualVPNum_CPU4_VP3 0 gicVirtualVPNum_CPU5_VP0 0 gicVirtualVPNum_CPU5_VP1 0 gicVirtualVPNum_CPU5_VP2 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU6_VP0 0 gicVirtualVPNum_CPU6_VP1 0 gicVirtualVPNum_CPU6_VP2 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9	gicVirtualVPNum_CPU3_VP0	0
gicVirtualVPNum_CPU4_VP0 0 gicVirtualVPNum_CPU4_VP1 0 gicVirtualVPNum_CPU4_VP2 0 gicVirtualVPNum_CPU4_VP3 0 gicVirtualVPNum_CPU5_VP0 0 gicVirtualVPNum_CPU5_VP1 0 gicVirtualVPNum_CPU5_VP2 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU6_VP0 0 gicVirtualVPNum_CPU6_VP1 0 gicVirtualVPNum_CPU6_VP2 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C1_RE	gicVirtualVPNum_CPU3_VP1	0
gicVirtualVPNum_CPU4_VP1 0 gicVirtualVPNum_CPU4_VP2 0 gicVirtualVPNum_CPU4_VP3 0 gicVirtualVPNum_CPU5_VP0 0 gicVirtualVPNum_CPU5_VP1 0 gicVirtualVPNum_CPU5_VP2 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU6_VP0 0 gicVirtualVPNum_CPU6_VP1 0 gicVirtualVPNum_CPU6_VP2 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C1_RESET	gicVirtualVPNum_CPU3_VP2	0
gicVirtualVPNum_CPU4_VP1 0 gicVirtualVPNum_CPU4_VP2 0 gicVirtualVPNum_CPU4_VP3 0 gicVirtualVPNum_CPU5_VP0 0 gicVirtualVPNum_CPU5_VP1 0 gicVirtualVPNum_CPU5_VP2 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU6_VP0 0 gicVirtualVPNum_CPU6_VP1 0 gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C6_RESET_EX	gicVirtualVPNum_CPU3_VP3	0
gicVirtualVPNum_CPU4_VP3 0 gicVirtualVPNum_CPU5_VP0 0 gicVirtualVPNum_CPU5_VP1 0 gicVirtualVPNum_CPU5_VP2 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU6_VP0 0 gicVirtualVPNum_CPU6_VP1 0 gicVirtualVPNum_CPU6_VP2 0 gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_B	gicVirtualVPNum_CPU4_VP0	0
gicVirtualVPNum_CPU5_VP0 0 gicVirtualVPNum_CPU5_VP1 0 gicVirtualVPNum_CPU5_VP2 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU6_VP0 0 gicVirtualVPNum_CPU6_VP1 0 gicVirtualVPNum_CPU6_VP2 0 gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE	gicVirtualVPNum_CPU4_VP1	0
gicVirtualVPNum_CPU5_VP1 0 gicVirtualVPNum_CPU5_VP2 0 gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU6_VP0 0 gicVirtualVPNum_CPU6_VP1 0 gicVirtualVPNum_CPU6_VP2 0 gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C2_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE <td>gicVirtualVPNum_CPU4_VP2</td> <td>0</td>	gicVirtualVPNum_CPU4_VP2	0
gicVirtualVPNum_CPU5_VP1 0 gicVirtualVPNum_CPU5_VP2 0 gicVirtualVPNum_CPU6_VP0 0 gicVirtualVPNum_CPU6_VP1 0 gicVirtualVPNum_CPU6_VP2 0 gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C2_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE	gicVirtualVPNum_CPU4_VP3	0
gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU6_VP0 0 gicVirtualVPNum_CPU6_VP1 0 gicVirtualVPNum_CPU6_VP2 0 gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C2_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE	gicVirtualVPNum_CPU5_VP0	0
gicVirtualVPNum_CPU5_VP3 0 gicVirtualVPNum_CPU6_VP0 0 gicVirtualVPNum_CPU6_VP1 0 gicVirtualVPNum_CPU6_VP2 0 gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C2_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE <td< td=""><td>gicVirtualVPNum_CPU5_VP1</td><td>0</td></td<>	gicVirtualVPNum_CPU5_VP1	0
gicVirtualVPNum_CPU6_VP0 0 gicVirtualVPNum_CPU6_VP1 0 gicVirtualVPNum_CPU6_VP2 0 gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE <t< td=""><td>gicVirtualVPNum_CPU5_VP2</td><td>0</td></t<>	gicVirtualVPNum_CPU5_VP2	0
gicVirtualVPNum_CPU6_VP2 0 gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C2_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0	gicVirtualVPNum_CPU5_VP3	0
gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU7_VP0 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE	gicVirtualVPNum_CPU6_VP0	0
gicVirtualVPNum_CPU6_VP3 0 gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 <td>gicVirtualVPNum_CPU6_VP1</td> <td>0</td>	gicVirtualVPNum_CPU6_VP1	0
gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0	gicVirtualVPNum_CPU6_VP2	0
gicVirtualVPNum_CPU7_VP1 0 gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0	gicVirtualVPNum_CPU6_VP3	0
gicVirtualVPNum_CPU7_VP2 0 gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0	_	0
gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0		0
gicVirtualVPNum_CPU7_VP3 0 GCR_C0_RESET_BASE 0 GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0	gicVirtualVPNum_CPU7_VP2	0
GCR_C1_RESET_BASE 0 GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C2_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CCC_C0_VP_EN 0 CPC_C1_VP_EN 0	9	0
GCR_C2_RESET_BASE 0 GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C0_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0		0
GCR_C3_RESET_BASE 0 GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C0_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C1_RESET_BASE	0
GCR_C4_RESET_BASE 0 GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C0_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C2_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C2_RESET_BASE	0
GCR_C5_RESET_BASE 0 GCR_C6_RESET_BASE 0 GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C0_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C2_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C3_RESET_BASE	0
GCR.C6.RESET.BASE 0 GCR.C7.RESET.BASE 0 GCR.C8.RESET.BASE 0 GCR.C9.RESET.BASE 0 GCR.C0.RESET.EXT.BASE 0 GCR.C1.RESET.EXT.BASE 0 GCR.C2.RESET.EXT.BASE 0 GCR.C3.RESET.EXT.BASE 0 GCR.C4.RESET.EXT.BASE 0 GCR.C5.RESET.EXT.BASE 0 GCR.C6.RESET.EXT.BASE 0 GCR.C7.RESET.EXT.BASE 0 GCR.C8.RESET.EXT.BASE 0 GCR.C9.RESET.EXT.BASE 0 GCR.C9.RESET.EXT.BASE 0 CCC.O.VP.EN 0 CPC.C1.VP.EN 0	GCR_C4_RESET_BASE	0
GCR_C7_RESET_BASE 0 GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C0_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C2_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0 CPC_C1_VP_EN 0	GCR_C5_RESET_BASE	0
GCR_C8_RESET_BASE 0 GCR_C9_RESET_BASE 0 GCR_C0_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C2_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C6_RESET_BASE	0
GCR_C9_RESET_BASE 0 GCR_C0_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C2_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C7_RESET_BASE	0
GCR_C0_RESET_EXT_BASE 0 GCR_C1_RESET_EXT_BASE 0 GCR_C2_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C8_RESET_BASE	0
GCR_C1_RESET_EXT_BASE 0 GCR_C2_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C9_RESET_BASE	0
GCR_C2_RESET_EXT_BASE 0 GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C0_RESET_EXT_BASE	0
GCR_C3_RESET_EXT_BASE 0 GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C1_RESET_EXT_BASE	0
GCR_C4_RESET_EXT_BASE 0 GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C2_RESET_EXT_BASE	0
GCR_C5_RESET_EXT_BASE 0 GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C3_RESET_EXT_BASE	0
GCR_C6_RESET_EXT_BASE 0 GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C4_RESET_EXT_BASE	0
GCR_C7_RESET_EXT_BASE 0 GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C5_RESET_EXT_BASE	0
GCR_C8_RESET_EXT_BASE 0 GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C6_RESET_EXT_BASE	0
GCR_C9_RESET_EXT_BASE 0 CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C7_RESET_EXT_BASE	0
CPC_C0_VP_EN 0 CPC_C1_VP_EN 0	GCR_C8_RESET_EXT_BASE	0
CPC_C1_VP_EN 0	GCR_C9_RESET_EXT_BASE	0
	CPC_C0_VP_EN	0
CPC_C2_VP_EN 0	CPC_C1_VP_EN	0
	CPC_C2_VP_EN	0

CPC_C3_VP_EN	0
CPC_C4_VP_EN	0
CPC_C5_VP_EN	0
CPC_C6_VP_EN	0
CPC_C7_VP_EN	0
CPC_C8_VP_EN	0
CPC_C9_VP_EN	0
EIC_OPTION	2
hasImpl17	F
hasImpl16	F
ISPRAM_SIZE	0
ISPRAM_BASE	0
ISPRAM_ENABLE	F
ISPRAM_FILE	
DSPRAM_SIZE	0
DSPRAM_BASE	0
DSPRAM_ENABLE	F
DSPRAM_PRESENT	F
USPRAM_SIZE	0
USPRAM_BASE	0
USPRAM_ENABLE	F
USPRAM_FILE	
misalignedDataException	never
commitTlbwErr	F

Table 8.4: Parameter values

Name	Type	Description
endian	Endian	Model endian
cacheenable	Enumeration	Select cache model mode (default, tag or full)
cachedebug	Uns32	Cache debug flags
cacheextbiuinfo	Pointer	Pointer to platform-provided BIU cache info struc-
		ture
mipsHexFile	String	Load a MIPS hex file (test-mode)
IMPERAS_MIPS_AVP_OPCODES	Boolean	Enable MIPS-specific magic Pass/Fail opcodes
		(specific for AVP test termination)
cacheIndexBypassTLB	Boolean	When set, cache index ops do not generate TLB
		exceptions
MIPS_TRACE	Boolean	Enable MIPS-format trace output
gprNames	Boolean	Disassemble the register names from the default
		ABI instead of register numbers for MIPS-format
		trace output
supervisorMode	Boolean	Override whether processor implements supervisor
		mode
busErrors	Boolean	Override bus error exception behavior. When true,
		accesses of memory not defined by platform will
		cause bus error exceptions
fixedMMU	Boolean	Override the MMU type to fixed mapping when
		true (sets Config.MT=3, Config.KU/K23=2 and
		Config1.MMUSizeM1=0)

fixedDbgRegSize	Boolean	Enable applications to debug on P5600 with GDB
	Boolown	version 2015.06-05 and prior
removeDSP	Boolean	Override the DSP-present configuration when true
		(sets Config3.DSPP/DSP2P=0)
removeCMP	Boolean	Override the CMP-Present configuration when true
		(sets Config3.CMGCR and GCR_BASE to 0)
removeFP	Boolean	Override the FP-Present configuration when true
		(sets Config1.FP to 0)
removeFTLB	Boolean	Override the FTLBEn configuration when true
	20010011	(disable FTLB)
isISA	Boolean	Enable to specify ISA model (reset address from
	20010011	ELF, all coprocessors enabled)
hiddenTLBentries	Boolean	Deprecated - Instead set config1MMUSizeM1 to
Indden i Ebentiles	Boolcan	maximum value to improve performance
perfCounters	Uns32	Performance Counters
ITCNumEntries	Uns32	Specify number of ITC cells present (MT cores
11 Olvumentiles	011552	only)
ITCNumFIFO	Uns32	Specify number of ITC FIFO cells in reference ITC
TICNUMFIFO	Ulis52	implementation (MT cores only)
ITCFIFODepth	Uns32	Specify ITC FIFO cell depth. By default supports
TTCrfroDeptii	Ulis52	
ITCEmptyOnReset	Boolean	4. Specify ITC E/F cells reset to a known empty state.
MTFPU		Enable multi-threaded FPU (1:old mttc1 behavior,
MIFPU	Uns32	
- I	D 1	2:new mttc1 behavior)
supportDenormals	Boolean	Enable to specify that the FPU supports denormal
AND FOLK	77 00	operands and results
VPE0MaxTC	Uns32	Specifies the maximum TCs initially on VPE0. Ig-
TYPE TO THE	***	nored if less than two VPEs configured.
VPE1MaxTC	Uns32	Specifies the maximum TCs initially on VPE1. Ig-
	***	nored if less than three VPEs configured.
mpuRegions	Uns32	Number of regions for memory protection unit
mpuType	Uns32	Type of MPU implementation
mpuEnable	Boolean	Enable MPU2 segment control at reset
mpuSegment0	Uns32	Attributes for segment 0 in MPU2 SegmentCon-
		trol_0 register
mpuSegment1	Uns32	Attributes for segment 1 in MPU2 SegmentCon-
		trol_0 register
mpuSegment2	Uns32	Attributes for segment 2 in MPU2 SegmentCon-
		trol_0 register
mpuSegment3	Uns32	Attributes for segment 3 in MPU2 SegmentCon-
		trol_0 register
mpuSegment4	Uns32	Attributes for segment 4 in MPU2 SegmentCon-
		trol_1 register
mpuSegment5	Uns32	Attributes for segment 5 in MPU2 SegmentCon-
		trol_1 register
mpuSegment6	Uns32	Attributes for segment 6 in MPU2 SegmentCon-
		trol_1 register
mpuSegment7	Uns32	Attributes for segment 7 in MPU2 SegmentCon-
_ -		trol_1 register
mpuSegment8	Uns32	Attributes for segment 8 in MPU2 SegmentCon-
, · ·		trol_2 register
mpuSegment9	Uns32	Attributes for segment 9 in MPU2 SegmentCon-
	011002	trol.2 register
mpuSegment10	Uns32	Attributes for segment 10 in MPU2 SegmentCon-
mpacegment to	011502	trol_2 register
mpuSegment11	Uns32	Attributes for segment 11 in MPU2 SegmentCon-
mhanegment 1	Ulisoz	trol_2 register
<u> </u>		0101_4 Tegister

0 110	11 90	Att 'l + f + 10 ' MDUO C + C
mpuSegment12	Uns32	Attributes for segment 12 in MPU2 SegmentCon-
0 110	11 00	trol_3 register
mpuSegment13	Uns32	Attributes for segment 13 in MPU2 SegmentControl_3 register
mpuSegment14	Uns32	Attributes for segment 14 in MPU2 SegmentControl_3 register
mpuSegment15	Uns32	Attributes for segment 15 in MPU2 SegmentCon-
inpubeginentia	0.11502	trol_3 register
mvpconf0vpe	Uns32	Override MVPConf0.PVPE
tcDisable	Uns32	Number of disabled TCs
vpeDisable	Uns32	Number of disabled VPEs
mvpconf0tc	Uns32	Override MVPConf0.PTC
mvpconf0pcp	Boolean	Override MVPConf0.PCP
mvpconf0tcp	Boolean	Override MVPConf0.TCP
mvpconf1c1f	Boolean	Override MVPConf.C1F
mvpcontrolPolicyMode	Boolean	Override MVPControl.POLICY_MODE
hasFDC	Uns32	Specify the size of Fast Debug Channel register
		block
licenseWarningDays	Uns32	Specify the number of days before a license expires
		to start issuing a warning. 0 disables warnings.
MIPS_UHI	Boolean	Enable MIPS-Unified Hosting interface
mipsUhiArgs	String	Specifies UHI arguments string separated by spaces
mipsUhiJail	String	Specifies UHI jailroot
MIPS_DV_MODE	Boolean	Enable Design Verification mode
MIPS_MAGIC_OPCODES	Boolean	Enable MIPS-specific magic Pass/Fail opcodes
enableTrickbox	Boolean	Enable trickbox addresses (specific for AVP)
fpuexcdisable	Boolean	Disable FPU exceptions
TRU_PRESENT	Boolean	Disable or Enable based on TRU presence to con-
		trol certain fields (e.x.perfCtl.PCTD
ucLLwordsLocked	Uns32	Numbers of words (4 byte) an uncached LL is lock-
FUSA	D1	ing. Maximum: 4K Enable Functional Safety
CPC_FAULT_SUPPORTED	Boolean Uns32	
CPC_FAULT_SUPPORTED	Uns32	Specify the value for Functional Safety Supported register
CPC_FAULT_ENABLE	Uns32	Specify the value for Functional Safety Enable register
cop2Bits	Uns32	Specifies width in bits of COP2 registers (32 or 64)
cop2FileName	String	Specifies COP2 dynamically-loaded object
		(.so/.dll) defining COP2 instructions
udiConfig	Int32	Specifies UDI configuration attribute
udiFileName	String	Specifies UDI dynamically-loaded object (.so/.dll)
		defining UDI instructions
vectoredinterrupt	Boolean	Enables vectored interrupts (sets Config3 VInt)
externalinterrupt	Boolean	Enables the use of an external interrupt controller (sets Config3 VEIC)
config3VEIC_VPE0	Boolean	Enables an external interrupt controller on VPE0
		(sets Config3 VEIC)
config3VEIC_VPE1	Boolean	Enables an external interrupt controller on VPE1 (sets Config3 VEIC)
config3VEIC_VPE2	Boolean	Enables an external interrupt controller on VPE2
		(sets Config3 VEIC)
config3VEIC_VPE3	Boolean	Enables an external interrupt controller on VPE3
S	Boolean	(sets Config3 VEIC)
${\it config3VEIC_VPE3}$ ${\it rootFixedMMU}$	Boolean Boolean	

rootMMUSizeM1	Uns32	Override the root MMUSizeM1 field in Config1 reg-
		ister (number of MMU entries-1)
srsctlHSS	Uns32	Override the HSS field in SRSCtl register (number
		of shadow register sets)
firPS	Uns32	Override the PS field in FIR register
firHas2008	Uns32	Override the Has2008 field in FIR register
usePreciseFpu	Uns32	Use the precise Floating Point emulation
simulateLite	Enumeration	Run Simulation with optimization. There are
		several optimizations which coule be combined
.10	11 00	(NONE, FS, MA or FSMA)
pridCompanyOptions	Uns32	Override the Company Options field in PRId reg-
: 1D:-:	Uns32	ister
pridRevision globalClusterNum	Uns32	Override the Revision field in PRId register Override the ClusterNum field in GlobalNumber
globalClusterNum	Uns32	
intetlIPTI	Uns32	register
intetlIPFDC	Uns32	Override the IPTI field in IntCtl register Override the IPFDC field in IntCtl register
intetlIPPCI	Uns32	Override the IPPCI field in IntCtl register
numWatch	Uns32	Specify number of WatchLo/WatchHi register pairs
maxVP	Uns32	Specify maximum number of Virtual Processors
maxvr	Ulisaz	present in a core
numVP	Uns32	Specify number of Virtual Processors to be present
numVPtoStart	Uns32	Specify number of Virtual Processors to be present Specify number of Virtual Processors to be started
sharedTLBindex	Uns32	Specify first shared TLB Index between Virtual
shared I Libindex	011502	Cores
xconfigSpecified	Boolean	True if the configuration comes from a valid xconfig
neomgepeemed	Boolean	file
intctlIPTI_CPU0_VP0	Uns32	Override the IPTI field in IntCtl register for
		CPU0/VP0
intctlIPTI_CPU0_VP1	Uns32	Override the IPTI field in IntCtl register for
		CPU0/VP1
intctlIPTI_CPU0_VP2	Uns32	Override the IPTI field in IntCtl register for
		CPU0/VP2
intctlIPTI_CPU0_VP3	Uns32	Override the IPTI field in IntCtl register for
		CPU0/VP3
intctlIPTI_CPU1_VP0	Uns32	Override the IPTI field in IntCtl register for
		CPU1/VP0
intctlIPTI_CPU1_VP1	Uns32	Override the IPTI field in IntCtl register for
		CPU1/VP1
intctlIPTI_CPU1_VP2	Uns32	Override the IPTI field in IntCtl register for
		CPU1/VP2
intctlIPTI_CPU1_VP3	Uns32	Override the IPTI field in IntCtl register for
		CPU1/VP3
intctlIPTI_CPU2_VP0	Uns32	Override the IPTI field in IntCtl register for
A LINDER OF THE LINE	***	CPU2/VP0
intctlIPTI_CPU2_VP1	Uns32	Override the IPTI field in IntCtl register for
' A ALIDERI CIDITO L'ES	11 00	CPU2/VP1
intctlIPTI_CPU2_VP2	Uns32	Override the IPTI field in IntCtl register for
intctlIPTI_CPU2_VP3	Uns32	CPU2/VP2 Override the IPTI field in IntCtl register for
INICUIPTI_CPUZ_VP3	Uns32	
	Uns32	CPU2/VP3 Override the IPTI field in IntCtl register for
intetlIDTI CDII2 VD0		LANGUAGE THE LETT HELD IN INTUIT PROJETER FOR
intctlIPTI_CPU3_VP0	Ulisaz	
intctlIPTI_CPU3_VP0 intctlIPTI_CPU3_VP1	Uns32	CPU3/VP0 Override the IPTI field in IntCtl register for

intctlIPTI_CPU3_VP2	Uns32	Override the IPTI field in IntCtl register for CPU3/VP2
intctlIPTI_CPU3_VP3	Uns32	Override the IPTI field in IntCtl register for CPU3/VP3
intctlIPTI_CPU4_VP0	Uns32	Override the IPTI field in IntCtl register for CPU4/VP0
intctlIPTI_CPU4_VP1	Uns32	Override the IPTI field in IntCtl register for CPU4/VP1
intctlIPTI_CPU4_VP2	Uns32	Override the IPTI field in IntCtl register for CPU4/VP2
intctlIPTI_CPU4_VP3	Uns32	Override the IPTI field in IntCtl register for CPU4/VP3
intctlIPTI_CPU5_VP0	Uns32	Override the IPTI field in IntCtl register for CPU5/VP0
intctlIPTI_CPU5_VP1	Uns32	Override the IPTI field in IntCtl register for CPU5/VP1
intctlIPTI_CPU5_VP2	Uns32	Override the IPTI field in IntCtl register for CPU5/VP2
intctlIPTI_CPU5_VP3	Uns32	Override the IPTI field in IntCtl register for CPU5/VP3
intctlIPTI_CPU6_VP0	Uns32	Override the IPTI field in IntCtl register for CPU6/VP0
intctlIPTI_CPU6_VP1	Uns32	Override the IPTI field in IntCtl register for CPU6/VP1
intctlIPTI_CPU6_VP2	Uns32	Override the IPTI field in IntCtl register for CPU6/VP2
intctlIPTI_CPU6_VP3	Uns32	Override the IPTI field in IntCtl register for CPU6/VP3
intctlIPTI_CPU7_VP0	Uns32	Override the IPTI field in IntCtl register for CPU7/VP0
intctlIPTI_CPU7_VP1	Uns32	Override the IPTI field in IntCtl register for CPU7/VP1
intctlIPTI_CPU7_VP2	Uns32	Override the IPTI field in IntCtl register for CPU7/VP2
intctlIPTI_CPU7_VP3	Uns32	Override the IPTI field in IntCtl register for CPU7/VP3
intctlIPFDC_CPU0_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP0
intctlIPFDC_CPU0_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP1
intctlIPFDC_CPU0_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP2
intctlIPFDC_CPU0_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP3
intctlIPFDC_CPU1_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP0
intctlIPFDC_CPU1_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP1
intctlIPFDC_CPU1_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP2
intctlIPFDC_CPU1_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP3
intctlIPFDC_CPU2_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP0
intctlIPFDC_CPU2_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP1

intctlIPFDC_CPU2_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP2
intctlIPFDC_CPU2_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP3
intctlIPFDC_CPU3_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP0
intetlIPFDC_CPU3_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP1
intetlIPFDC_CPU3_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP2
intetlIPFDC_CPU3_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP3
intctlIPFDC_CPU4_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP0
intctlIPFDC_CPU4_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP1
intctlIPFDC_CPU4_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP2
intetlIPFDC_CPU4_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP3
intetlIPFDC_CPU5_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP0
intetlIPFDC_CPU5_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP1
intctlIPFDC_CPU5_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP2
intetlIPFDC_CPU5_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP3
intctlIPFDC_CPU6_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP0
intctlIPFDC_CPU6_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP1
intctlIPFDC_CPU6_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP2
intctlIPFDC_CPU6_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP3
intetlIPFDC_CPU7_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP0
intetlIPFDC_CPU7_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP1
intctlIPFDC_CPU7_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP2
intetlIPFDC_CPU7_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP3
intctlIPPCI_CPU0_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP0
intctlIPPCI_CPU0_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP1
intctlIPPCI_CPU0_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP2
intctlIPPCI_CPU0_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP3
intctlIPPCI_CPU1_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP0
intctlIPPCI_CPU1_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP1

intctlIPPCI_CPU1_VP2	Uns32	Override the IPPCI field in IntCtl register for
		CPU1/VP2
intctlIPPCI_CPU1_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP3
intctlIPPCI_CPU2_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP0
intctlIPPCI_CPU2_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP1
intctlIPPCI_CPU2_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP2
intctlIPPCI_CPU2_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP3
intctlIPPCI_CPU3_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP0
intctlIPPCI_CPU3_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP1
intctlIPPCI_CPU3_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP2
intctlIPPCI_CPU3_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP3
intctlIPPCI_CPU4_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP0
intctlIPPCI_CPU4_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP1
intctlIPPCI_CPU4_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP2
intctlIPPCI_CPU4_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP3
intctlIPPCI_CPU5_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP0
intctlIPPCI_CPU5_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP1
intctlIPPCI_CPU5_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP2
intctlIPPCI_CPU5_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP3
intctlIPPCI_CPU6_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP0
intctlIPPCI_CPU6_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP1
intctlIPPCI_CPU6_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP2
intctlIPPCI_CPU6_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP3
intctlIPPCI_CPU7_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP0
intctlIPPCI_CPU7_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP1
intctlIPPCI_CPU7_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP2
intctlIPPCI_CPU7_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP3
segcfg0PA	Uns32	Set CFG0.PA field of SegCtl0 register
segcfg1PA	Uns32	Set CFG1.PA field of SegCtl0 register
segcfg2PA	Uns32	Set CFG2.PA field of SegCtl1 register
segcfg3PA	Uns32	Set CFG3.PA field of SegCtl1 register
segcfg4PA	Uns32	Set CFG4.PA field of SegCtl2 register

segcfg5PA	Uns32	Set CFG5.PA field of SegCtl2 register
segcfg0AM	Uns32	Set CFG0.AM field of SegCtl0 register
segcfg1AM	Uns32	Set CFG1.AM field of SegCtl0 register
segcfg2AM	Uns32	Set CFG2.AM field of SegCtl1 register
segcfg3AM	Uns32	Set CFG3.AM field of SegCtl1 register
segcfg4AM	Uns32	Set CFG4.AM field of SegCtl2 register
segcfg5AM	Uns32	Set CFG4.Am field of SegCtl2 register Set CFG5.AM field of SegCtl2 register
segcfg0EU	Uns32	Set CFG0.EU field of SegCtl2 register Set CFG0.EU field of SegCtl0 register
segcfg1EU	Uns32	Set CFG0.EU field of SegCtl0 register Set CFG1.EU field of SegCtl0 register
segcig1EU segcfg2EU	Uns32	Set CFG1.EU field of SegCt10 register Set CFG2.EU field of SegCt11 register
segcig2EU segcfg3EU	Uns32	Set CFG2.EU field of SegCt11 register Set CFG3.EU field of SegCt11 register
	Uns32	
segcfg4EU		Set CFG4.EU field of SegCtl2 register
segcfg5EU	Uns32	Set CFG5.EU field of SegCtl2 register
segcfg0C	Uns32	Set CFG0.C field of SegCtl0 register
segcfg1C	Uns32	Set CFG1.C field of SegCtl0 register
segcfg2C	Uns32	Set CFG2.C field of SegCtl1 register
segcfg3C	Uns32	Set CFG3.C field of SegCtl1 register
segcfg4C	Uns32	Set CFG4.C field of SegCtl2 register
segcfg5C	Uns32	Set CFG5.C field of SegCtl2 register
cdmmSize	Uns32	Override the cdmmsize reset value
configAR	Uns32	Enables R6 support
configBM	Uns32	Override the BM field in Config register (burst
		mode)
configDSP	Boolean	Override Config.DSP (data scratchpad RAM
		present)
configISP	Boolean	Override Config.ISP (instruction scratchpad RAM
		present)
configK0	Uns32	Override power on value of Config.K0 (set Kseg0
		cacheability)
$\operatorname{config} \mathrm{KU}$	Uns32	Override power on value of Config.KU (set Useg
		cacheability)
configK23	Uns32	Override power on value of Config.K23 (set Kseg23
		cacheability)
$\operatorname{configMDU}$	Boolean	Override Config.MDU (iterative multiply/divide
		unit)
configMM	Boolean	Override Config.MM (merging mode for write)
configMT	Uns32	Override Config.MT
configSB	Boolean	Override Config.SB (simple bus transfers only)
configBCP	Boolean	Override Config.BCP (Buffer Cache Present)
MIPS16eASE	Boolean	Override Config1.CA (enables the MIPS16e ASE)
config1DA	Uns32	Override Config1.DA (Deache associativity)
config1DL	Uns32	Override Config1.DL (Deache line size)
config1DS	Uns32	Override Config1.DS (Dcache sets per way)
config1EP	Boolean	Override Config1.EP (EJTag present)
config1IA	Uns32	Override Config1.IA (Icache associativity)
config1IL	Uns32	Override Config1.IL (Icache line size)
config1IS	Uns32	Override Config1.IS (Icache sets per way)
config1MMUSizeM1	Uns32	Override Config1.MMUSizeM1 (number of MMU
		entries-1)
config1MMUSizeM1_VPE1	Uns32	Override Config1.MMUSizeM1 for VPE1
config1MMUSizeM1_VPE2	Uns32	Override Config1.MMUSizeM1 for VPE2
config1MMUSizeM1_VPE3	Uns32	Override Config1.MMUSizeM1 for VPE3
config1WR	Boolean	Override Config1.WR (watchpoint registers
		1
		present)
config1PC	Boolean	present) Override Config1.PC (Performance Counters

config1C2	Boolean	Override Config1.C2 (Coprocessor 2 present)
config2SU	Uns32	Override Colling 1.62 (Coprocessor 2 present) Override the SU field in Config2 register
config2SS	Uns32	Override the SS field in Config2 register Override the SS field in Config2 register
config2SL	Uns32	Override the SL field in Config2 register Override the SL field in Config2 register
config2SA	Uns32	Override the SA field in Config2 register
config3BI	Boolean	Override Config3.BI
config3BP	Boolean	Override Config3.BP
config3CDMM	Boolean	Override Config3.CDMM
config3CTXTC	Boolean	Override Config3.CTXTC
config3DSPP	Boolean	Override Config3.DSPP
config3DSP2P	Boolean	Override Config3.DSP2P
config3IPLW	Uns32	Override Config3.IPLW
config3ISA	Uns32	Override Config3.ISA
config3ISAOnExc	Boolean	Override Config3.ISAOnExc
config3ITL	Boolean	Override Config3.ITL
config3LPA	Boolean	Override Config3.LPA
config3MCU	Boolean	Override Config3.MCU
config3MMAR	Uns32	Override Config3.MMAR
config3RXI	Boolean	Override Config3.RXI
config3SC	Boolean	Override Config3.SC
config3ULRI	Boolean	Override Config3.ULRI
config3VZ	Boolean	Override Config3.VZ
config3MSAP	Boolean	Override Config3.MSAP
config3CMGCR	Boolean	Override the CMGCR field in Config3 register
config3SP	Boolean	Override the SP field in Config3 register
config3TL	Uns32	Override the TL field in Config3 register
config3PW	Boolean	Override the PW field in Config3 register
config4AE	Boolean	Override Config4.AE
config4IE	Uns32	Override Config4.IE
config4MMUConfig	Uns32	Override Config4.MMUConfig field (interpretation
	0.11502	depends on MMUExtDef value)
config4MMUExtDef	Uns32	Override Config4.MMUExtDef
config4VTLBSizeExt	Uns32	Override Config4.VTLBSizeExt
config4KScrExist	Uns32	Override Config4.KScrExist
config5EVA	Boolean	Override Config5.EVA
config5LLB	Boolean	Override Config5.LLB (LLAddr supports LLbit)
config5MRP	Boolean	Override Config5.MRP (MaaR Present)
config5NFExists	Boolean	Override Config5.NFExists Override Config5.NFExists
mips32Macro	Boolean	Enables the MIPS32 SAVE and RESTORE macro
ппрадамасто	Doolean	instructions. Ignored if Config5.CA2 is not set)
config5MSAEn	Boolean	Override Config5.MSAEn
config5MVH	Boolean	Override Config5.MSAEn Override Config5.MVH (enable MTHC0 and
Coungaint A 11	Doolean	MFHC0 instructions)
config5DEC	Doologe	Override Config5.DEC (to test Dual Endian Capa-
COMIGODEC	Boolean	,
aan f m t C I	II90	bility) Override Config5.GI (enable GINV)
config5GI	Uns32	Override Configs.GI (enable GINV) Override Configs.CRCP (CRCP Present)
config5CRCP	Boolean	
config5VP	Boolean	Override Config5.VP
config6FTLBEn	Boolean	Override power on value of Config6.FTLBEn
config7AR	Boolean	Override Config7.AR (Alias removed Data cache)
config7DCIDX_MODE	Uns32	Override Config7.DCIDX_MODE
config7HCI	Boolean	Override Config7.HCI (Hardware Cache Initializa-
	_	tion)
config7IAR	Boolean	Override Config7.IAR (Alias removed Instruction
		cache)
config7WII	Boolean	Override Config7.WII (wait IE/IXMT ignore)

config7ES	Uns32	Override the ES field in Config7 register (External-
		ize sync)
config7WR	Boolean	Override Config7[31] bit (Alternative implementa-
		tion of Watch registers)
config7FPR	Boolean	Override Config7.FPR (one-half FPU clock ratio)
config7USP	Uns32	Override Config7.USP (USPRAM enable)
config7BTLM	Boolean	Override Config7.BTLM bit
config7BusSlp	Boolean	Override Config7.BusSlp bit
config7IVAD	Boolean	Override Config7.IVAD bit
config7RPS	Boolean	Override Config7.RPS bit
config7IAR_CPU0_VPE0	Boolean	Override Config7.IAR bit for CPU0/VPE0
config7IAR_CPU0_VPE1	Boolean	Override Config7.IAR bit for CPU0/VPE1
config7IAR_CPU0_VPE2	Boolean	Override Config7.IAR bit for CPU0/VPE2
config7IAR_CPU0_VPE3	Boolean	Override Config7.IAR bit for CPU0/VPE3
config7IAR_CPU1_VPE0	Boolean	Override Config7.IAR bit for CPU1/VPE0
config7IAR_CPU1_VPE1	Boolean	Override Config7.IAR bit for CPU1/VPE1
config7IAR_CPU1_VPE2	Boolean	Override Config7.IAR bit for CPU1/VPE2
config7IAR_CPU1_VPE3	Boolean	Override Config7.IAR bit for CPU1/VPE3
config7IAR_CPU2_VPE0	Boolean	Override Config7.IAR bit for CPU2/VPE0
config7IAR_CPU2_VPE1	Boolean	Override Config7.IAR bit for CPU2/VPE1
config7IAR_CPU2_VPE2	Boolean	Override Config7.IAR bit for CPU2/VPE2
config7IAR_CPU2_VPE3	Boolean	Override Config7.IAR bit for CPU2/VPE3
config7IAR_CPU3_VPE0	Boolean	Override Config7.IAR bit for CPU3/VPE0
config7IAR_CPU3_VPE1	Boolean	Override Config7.IAR bit for CPU3/VPE1
config7IAR_CPU3_VPE2	Boolean	Override Config7.IAR bit for CPU3/VPE2
config7IAR_CPU3_VPE3	Boolean	Override Config7.IAR bit for CPU3/VPE3
config7IAR_CPU4_VPE0	Boolean	Override Config7.IAR bit for CPU4/VPE0
config7IAR_CPU4_VPE1	Boolean	Override Config7.IAR bit for CPU4/VPE1
config7IAR_CPU4_VPE2	Boolean	Override Config7.IAR bit for CPU4/VPE2
config7IAR_CPU4_VPE3	Boolean	Override Config7.IAR bit for CPU4/VPE3
config7IAR_CPU5_VPE0	Boolean	Override Config7.IAR bit for CPU5/VPE0
config7IAR_CPU5_VPE1	Boolean	Override Config7.IAR bit for CPU5/VPE1
config7IAR_CPU5_VPE2	Boolean	Override Config7.IAR bit for CPU5/VPE2
config7IAR_CPU5_VPE3	Boolean	Override Config7.IAR bit for CPU5/VPE3
config7IAR_CPU6_VPE0	Boolean	Override Config7.IAR bit for CPU6/VPE0
config7IAR_CPU6_VPE1	Boolean	Override Config7.IAR bit for CPU6/VPE1
config7IAR_CPU6_VPE2	Boolean	Override Config7.IAR bit for CPU6/VPE2
config7IAR_CPU6_VPE3	Boolean	Override Config7.IAR bit for CPU6/VPE3
config7IAR_CPU7_VPE0	Boolean	Override Config7.IAR bit for CPU7/VPE0
config7IAR_CPU7_VPE1	Boolean	Override Config7.IAR bit for CPU7/VPE1
config7IAR_CPU7_VPE2	Boolean	Override Config7.IAR bit for CPU7/VPE2
config7IAR_CPU7_VPE3	Boolean	Override Config7.IAR bit for CPU7/VPE3
config7IVAD_CPU0_VPE0	Boolean	Override Config7.IVAD bit for CPU0/VPE0
config7IVAD_CPU0_VPE1	Boolean	Override Config7.IVAD bit for CPU0/VPE1
config7IVAD_CPU0_VPE2	Boolean	Override Config7.IVAD bit for CPU0/VPE2
config7IVAD_CPU0_VPE3	Boolean	Override Config7.IVAD bit for CPU0/VPE3
config7IVAD_CPU1_VPE0	Boolean	Override Config7.IVAD bit for CPU1/VPE0
config7IVAD_CPU1_VPE1	Boolean	Override Config7.IVAD bit for CPU1/VPE1
config7IVAD_CPU1_VPE2	Boolean	Override Config7.IVAD bit for CPU1/VPE2
config7IVAD_CPU1_VPE3	Boolean	Override Config7.IVAD bit for CPU1/VPE3
config7IVAD_CPU2_VPE0	Boolean	Override Config7.IVAD bit for CPU2/VPE0
config7IVAD_CPU2_VPE1	Boolean	Override Config7.IVAD bit for CPU2/VPE1
config7IVAD_CPU2_VPE2	Boolean	Override Config7.IVAD bit for CPU2/VPE2
config7IVAD_CPU2_VPE3	Boolean	Override Config7.IVAD bit for CPU2/VPE3
config7IVAD_CPU3_VPE0	Boolean	Override Config7.IVAD bit for CPU3/VPE0
config7IVAD_CPU3_VPE1	Boolean	Override Config7.IVAD bit for CPU3/VPE1

a will b oblic libro		
config7IVAD_CPU3_VPE2	Boolean	Override Config7.IVAD bit for CPU3/VPE2
config7IVAD_CPU3_VPE3	Boolean	Override Config7.IVAD bit for CPU3/VPE3
config7IVAD_CPU4_VPE0	Boolean	Override Config7.IVAD bit for CPU4/VPE0
config7IVAD_CPU4_VPE1	Boolean	Override Config7.IVAD bit for CPU4/VPE1
config7IVAD_CPU4_VPE2	Boolean	Override Config7.IVAD bit for CPU4/VPE2
config7IVAD_CPU4_VPE3	Boolean	Override Config7.IVAD bit for CPU4/VPE3
config7IVAD_CPU5_VPE0	Boolean	Override Config7.IVAD bit for CPU5/VPE0
config7IVAD_CPU5_VPE1	Boolean	Override Config7.IVAD bit for CPU5/VPE1
config7IVAD_CPU5_VPE2	Boolean	Override Config7.IVAD bit for CPU5/VPE2
config7IVAD_CPU5_VPE3	Boolean	Override Config7.IVAD bit for CPU5/VPE3
config7IVAD_CPU6_VPE0	Boolean	Override Config7.IVAD bit for CPU6/VPE0
config7IVAD_CPU6_VPE1	Boolean	Override Config7.IVAD bit for CPU6/VPE1
config7IVAD_CPU6_VPE2	Boolean	Override Config7.IVAD bit for CPU6/VPE2
config7IVAD_CPU6_VPE3	Boolean	Override Config7.IVAD bit for CPU6/VPE3
config7IVAD_CPU7_VPE0	Boolean	Override Config7.IVAD bit for CPU7/VPE0
config7IVAD_CPU7_VPE1	Boolean	Override Config7.IVAD bit for CPU7/VPE1
config7IVAD_CPU7_VPE2	Boolean	Override Config7.IVAD bit for CPU7/VPE2
config7IVAD_CPU7_VPE3	Boolean	Override Config7.IVAD bit for CPU7/VPE3
config7RPS_CPU0_VPE0	Boolean	Override Config7.RPS bit for CPU0/VPE0
config7RPS_CPU0_VPE1	Boolean	Override Config7.RPS bit for CPU0/VPE1
config7RPS_CPU0_VPE2	Boolean	Override Config7.RPS bit for CPU0/VPE2
config7RPS_CPU0_VPE3	Boolean	Override Config7.RPS bit for CPU0/VPE3
config7RPS_CPU1_VPE0	Boolean	Override Config7.RPS bit for CPU1/VPE0
config7RPS_CPU1_VPE1	Boolean	Override Config7.RPS bit for CPU1/VPE1
config7RPS_CPU1_VPE2	Boolean	Override Config7.RPS bit for CPU1/VPE2
config7RPS_CPU1_VPE3	Boolean	Override Config7.RPS bit for CPU1/VPE3
config7RPS_CPU2_VPE0	Boolean	Override Config7.RPS bit for CPU2/VPE0
config7RPS_CPU2_VPE1	Boolean	Override Config7.RPS bit for CPU2/VPE1
config7RPS_CPU2_VPE2	Boolean	Override Config7.RPS bit for CPU2/VPE2
config7RPS_CPU2_VPE3	Boolean	Override Config7.RPS bit for CPU2/VPE3
config7RPS_CPU3_VPE0	Boolean	Override Config7.RPS bit for CPU3/VPE0
config7RPS_CPU3_VPE1	Boolean	Override Config7.RPS bit for CPU3/VPE1
config7RPS_CPU3_VPE2	Boolean	Override Config7.RPS bit for CPU3/VPE2
config7RPS_CPU3_VPE3	Boolean	Override Config7.RPS bit for CPU3/VPE3
config7RPS_CPU4_VPE0	Boolean	Override Config7.RPS bit for CPU4/VPE0
config7RPS_CPU4_VPE1	Boolean	Override Config7.RPS bit for CPU4/VPE1
config7RPS_CPU4_VPE2	Boolean	Override Config7.RPS bit for CPU4/VPE2
config7RPS_CPU4_VPE3	Boolean	Override Config7.RPS bit for CPU4/VPE3
config7RPS_CPU5_VPE0	Boolean	Override Config7.RPS bit for CPU5/VPE0
config7RPS_CPU5_VPE1	Boolean	Override Config7.RPS bit for CPU5/VPE1
config7RPS_CPU5_VPE2	Boolean	Override Config7.RPS bit for CPU5/VPE2
config7RPS_CPU5_VPE3	Boolean	Override Config7.RPS bit for CPU5/VPE3
config7RPS_CPU6_VPE0	Boolean	Override Config7.RPS bit for CPU6/VPE0
config7RPS_CPU6_VPE1	Boolean	Override Config7.RPS bit for CPU6/VPE1
config7RPS_CPU6_VPE2	Boolean	Override Config7.RPS bit for CPU6/VPE2
config7RPS_CPU6_VPE3	Boolean	Override Config7.RPS bit for CPU6/VPE3
config7RPS_CPU7_VPE0	Boolean	Override Config7.RPS bit for CPU7/VPE0
config7RPS_CPU7_VPE1	Boolean	Override Config7.RPS bit for CPU7/VPE1
config7RPS_CPU7_VPE2	Boolean	Override Config7.RPS bit for CPU7/VPE2
config7RPS_CPU7_VPE3	Boolean	Override Config7.RPS bit for CPU7/VPE3
statusFR	Boolean	Override power on value in Status.FR (Floating
		point register mode)
fcsrABS2008	Boolean	Override FCSR.ABS2008 (ABS/NEG compliant
		with IEEE 754-2008)
		
fcsrNAN2008	Boolean	Override FCSR.NAN2008 (QNaN/SNaN encodings

numMaarRegs	Uns32	Override number of MAAR registers (must be even)	
srsconf0SRS1	Uns32	Override the SRS1 field in SRSConf0 register	
srsconf0SRS2	Uns32	Override the SRS2 field in SRSConf0 register	
srsconf0SRS3	Uns32	Override the SRS3 field in SRSConf0 register	
wiredLimit	Uns32	Override Limit field of the Wired register	
wiredLimitBits	Uns32	Override width of Limit field of the Wired register	
wiredWiredBits	Uns32	Override width of Wired field of the Wired register	
cdmmBaseCI	Boolean	Override CDMMBase.CI	
parityEnable	Uns32	Specify error detection support: 0 - none; 1 - parity; 2 - ECC	
useMpTb	Boolean	Override Use of multi-processor test bench	
ExceptionBase	Uns32	Specify the BEV Exception Base address. (use GCR_Cx_RESET_BASE on CMP processors)	
UseExceptionBase	Boolean	Set to one to use ExceptionBase[29:12] as the corresponding BEV address bits	
Grat DEVE-conting Dogo Mogl-Dit	Uns32	Specify LSB position of	
first BEVException Base Mask Bit	Uns32	GCR_Cx_RESET_EXT_BASE.BEVExceptionBaseMeld. Only used when SegCtl present	
EVAReset	Boolean	Set to one to reset into non-legacy address map and BEV location. Only used when non-CMP and SegCtl present	
ExceptionBaseMask	Uns32	Specify the ExceptionBaseMask value used for bits [27:firstBEVExceptionBaseMaskBit]. Only used when non-CMP and SegCtl present	
ExceptionBasePA	Uns32	Bits [35:29] of the physical address for the BEV overlays. Only used when non-CMP and SegCt present	
l1BufferCache	Boolean	L1 Buffer Cache	
GCU_EX	Boolean	CMP system only: GCR custom block present	
GIC_EX	Boolean	CMP system only: GIC unit present	
CPC_EX	Boolean	CMP system only: CPC unit present	
TIMER_ROUTABLE	Boolean	CMP system only: cpu timer interrupt routable within cluster	
SWINT_ROUTABLE	Boolean	CMP system only: software interrupt routable within cluster	
PERFCNT_ROUTABLE	Boolean	CMP system only: performance counter interrupt routable within cluster	
FDC_ROUTABLE	Boolean	CMP system only: fast debug channel interrupt routable within cluster	
GCR_PCORES	Uns32	CMP system only: override GCR_CONFIG.PCORES (number of cores-1)	
GCR_ADDR_REGIONS	Uns32	CMP system only: override GCR_CONFIG.ADDR_REGIONS (number of MMIO address regions)	
GCR_NUMAUX	Uns32	CMP system only: override GCR_CONFIG.NUMAUX (number of auxiliary memory ports)	
GCR_BASE	Uns32	CMP system only: override GCR_BASE.GCR_BASE (default GCR register address)	
GCR_MINOR_REV	Uns32	CMP system only: override GCR_REV.MINOR_REV	
GCR_MAJOR_REV	Uns32	CMP system only: override GCR_REV.MAJOR_REV	
GCR_CACHE_MINOR_REV	Uns32	CMP system only: override	

GCR_CACHE_MAJOR_REV	Uns32	CMP system only: override
		GCR_CACHE_REV.MAJOR_REV
GCR_L2_ASSOC	Uns32	CMP system only: override GCR_L2_CONFIG.ASSOC
GCR_L2_SET_SIZE	Uns32	CMP system only: override GCR_L2_CONFIG.SET_SIZE
GCR_SYS_CONFIG2_MAX_VP_WIDTH	Uns32	CMP system only: override GCR_SYS_CONFIG2.MAX_VP_WIDTH
GCR_IOCU1_MINOR_REV	Uns32	CMP system only: override GCR_IOCU1_REV.MINOR_REV
GCR_IOCU1_MAJOR_REV	Uns32	CMP system only: override GCR_IOCU1_REV.MAJOR_REV
GIC_NUMINTERRUPTS	Uns32	CMP system only: override GIC_SH_CONFIG.NUMINTERRUPTS
GIC_COUNTBITS	Uns32	CMP system only: override GIC_SH_CONFIG.COUNTBITS
GIC_MINOR_REV	Uns32	CMP system only: override GIC_SH_REVISION.MINOR_REV
GIC_MAJOR_REV	Uns32	CMP system only: override GIC_SH_REVISION.MAJOR_REV
GIC_NUM_TEAMS	Uns32	CMP system only: override GIC_SH_DBG_CONFIG.NUM_TEAMS
GIC_TRIG_RESET	Uns32	CMP system only: Zero value of GIC_SH_TRIG_[31_0, 63_32]
GIC_PVPES	Uns32	CMP system only: override GIC_SH_CONFIG.PVPE
CPC_MICROSTEP	Uns32	CMP system only: override CPC_SEQDEL.MICROSTEP
CPC_RAILDELAY	Uns32	CMP system only: override CPC_RAIL_RAILDELAY
CPC_RESETLEN	Uns32	CMP system only: override CPC_RESETLEN.RESETLEN
CPC_MINOR_REV	Uns32	CMP system only: override CPC_REVISION.MINOR_REV
CPC_MAJOR_REV	Uns32	CMP system only: override CPC_REVISION.MAJOR_REV
GIC_SH_GID_CONFIG31_0	Uns32	CMP system only: override GIC_SH_GID_CONFIG[31_0]
GIC_SH_GID_CONFIG63_32	Uns32	CMP system only: override GIC_SH_GID_CONFIG[63_32]
GIC_SH_GID_CONFIG95_64	Uns32	CMP system only: override GIC_SH_GID_CONFIG[95_64]
GIC_SH_GID_CONFIG127_96	Uns32	CMP system only: override GIC_SH_GID_CONFIG[127_96]
GIC_SH_GID_CONFIG159_128	Uns32	CMP system only: override GIC_SH_GID_CONFIG[159_128]
GIC_SH_GID_CONFIG191_160	Uns32	CMP system only: override GIC_SH_GID_CONFIG[191_160]
GIC_SH_GID_CONFIG223_192	Uns32	CMP system only: override GIC_SH_GID_CONFIG[223_192]
GIC_SH_GID_CONFIG255_224	Uns32	CMP system only: override GIC_SH_GID_CONFIG[255_224]
gicVirtualVPNum_CPU0_VP0	Uns32	Override the IPTI field in IntCtl register for CPU0/VP0
gicVirtualVPNum_CPU0_VP1	Uns32	Override the IPTI field in IntCtl register for CPU0/VP1

gicVirtualVPNum_CPU0_VP2	Uns32	Override the IPTI field in IntCtl register for CPU0/VP2
gicVirtualVPNum_CPU0_VP3	Uns32	Override the IPTI field in IntCtl register for CPU0/VP3
gicVirtualVPNum_CPU1_VP0	Uns32	Override the IPTI field in IntCtl register for CPU1/VP0
gicVirtualVPNum_CPU1_VP1	Uns32	Override the IPTI field in IntCtl register for CPU1/VP1
gicVirtualVPNum_CPU1_VP2	Uns32	Override the IPTI field in IntCtl register for CPU1/VP2
gicVirtualVPNum_CPU1_VP3	Uns32	Override the IPTI field in IntCtl register for CPU1/VP3
gicVirtualVPNum_CPU2_VP0	Uns32	Override the IPTI field in IntCtl register for CPU2/VP0
gicVirtualVPNum_CPU2_VP1	Uns32	Override the IPTI field in IntCtl register for CPU2/VP1
gicVirtualVPNum_CPU2_VP2	Uns32	Override the IPTI field in IntCtl register for CPU2/VP2
gicVirtualVPNum_CPU2_VP3	Uns32	Override the IPTI field in IntCtl register for CPU2/VP3
gicVirtualVPNum_CPU3_VP0	Uns32	Override the IPTI field in IntCtl register for CPU3/VP0
gicVirtualVPNum_CPU3_VP1	Uns32	Override the IPTI field in IntCtl register for CPU3/VP1
gicVirtualVPNum_CPU3_VP2	Uns32	Override the IPTI field in IntCtl register for CPU3/VP2
gicVirtualVPNum_CPU3_VP3	Uns32	Override the IPTI field in IntCtl register for CPU3/VP3
gicVirtualVPNum_CPU4_VP0	Uns32	Override the IPTI field in IntCtl register for CPU4/VP0
gicVirtualVPNum_CPU4_VP1	Uns32	Override the IPTI field in IntCtl register for CPU4/VP1
gicVirtualVPNum_CPU4_VP2	Uns32	Override the IPTI field in IntCtl register for CPU4/VP2
gicVirtualVPNum_CPU4_VP3	Uns32	Override the IPTI field in IntCtl register for CPU4/VP3
gicVirtualVPNum_CPU5_VP0	Uns32	Override the IPTI field in IntCtl register for CPU5/VP0
gicVirtualVPNum_CPU5_VP1	Uns32	Override the IPTI field in IntCtl register for CPU5/VP1
gicVirtualVPNum_CPU5_VP2	Uns32	Override the IPTI field in IntCtl register for CPU5/VP2
gicVirtualVPNum_CPU5_VP3	Uns32	Override the IPTI field in IntCtl register for CPU5/VP3
gicVirtualVPNum_CPU6_VP0	Uns32	Override the IPTI field in IntCtl register for CPU6/VP0
gicVirtualVPNum_CPU6_VP1	Uns32	Override the IPTI field in IntCtl register for CPU6/VP1
gicVirtualVPNum_CPU6_VP2	Uns32	Override the IPTI field in IntCtl register for CPU6/VP2
gicVirtualVPNum_CPU6_VP3	Uns32	Override the IPTI field in IntCtl register for CPU6/VP3
gicVirtualVPNum_CPU7_VP0	Uns32	Override the IPTI field in IntCtl register for CPU7/VP0
$gicVirtual VPNum_CPU7_VP1$	Uns32	Override the IPTI field in IntCtl register for CPU7/VP1

gicVirtualVPNum_CPU7_VP2	Uns32	Override the IPTI field in IntCtl register for
gicVirtualVPNum_CPU7_VP3	Uns32	Override the IPTI field in IntCtl register for
GCR_C0_RESET_BASE	Uns32	CPU7/VP3 CMP system only: GCR_CL_RESET_BASE for core 0
GCR_C1_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 1
GCR_C2_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 2
GCR_C3_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 3
GCR_C4_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 4
GCR_C5_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 5
GCR_C6_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 6
GCR_C7_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 7
GCR_C8_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 8
GCR_C9_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 9
GCR_C0_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 0
GCR_C1_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 1
GCR_C2_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 2
GCR_C3_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 3
GCR_C4_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 4
GCR_C5_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 5
GCR_C6_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 6
GCR_C7_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 7
GCR_C8_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 8
GCR_C9_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 9
CPC_C0_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 0
CPC_C1_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 1
CPC_C2_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 2
CPC_C3_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 3
CPC_C4_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 4
CPC_C5_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 5
CPC_C6_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 6
CPC_C7_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 7
CPC_C8_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 8
CPC_C9_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 9
EIC_OPTION	Uns32	Override the external interrupt controller EIC_OPTION

hasImpl17	Boolean	Enable read/write of Impl17 bit in Status register	
hasImpl16	Boolean	Enable read/write of Impl16 bit in Status register	
ISPRAM_SIZE	Uns32	Encoded size of the ISPRAM region	
		$(\log 2(\langle ISPRAM \text{ size in bytes} \rangle) - 11)$	
ISPRAM_BASE	Uns64	Starting physical address of the ISPRAM region	
ISPRAM_ENABLE	Boolean	Set the enable bit of the ISPRAM region's tag (used	
		to enable the ISPRAM region prior to reset)	
ISPRAM_FILE	String	Load a MIPS hex file into the ISPRAM region prior	
		to reset	
DSPRAM_SIZE	Uns32	Encoded size of the DSPRAM region	
		(log2(<dspram bytes="" in="" size="">) - 11)</dspram>	
DSPRAM_BASE	Uns64	Starting physical address of the DSPRAM region	
DSPRAM_ENABLE	Boolean	Set the enable bit of the DSPRAM region's tag	
		(used to enable the DSPRAM region prior to re-	
		set)	
DSPRAM_PRESENT	Boolean	DSPRAM is present with SAAR	
USPRAM_SIZE	Uns32	Encoded size of the USPRAM region	
		(log2(<uspram bytes="" in="" size="">) - 11)</uspram>	
USPRAM_BASE	Uns64	Starting physical address of the USPRAM region	
USPRAM_ENABLE	Boolean	Set the enable bit of the USPRAM region's tag	
		(used to enable the USPRAM region prior to re-	
		set)	
USPRAM_FILE	String	Load a MIPS hex file into the USPRAM region	
		prior to reset	
misalignedDataException	Enumeration	Select misaligned data access exception signaling:	
		never, checkCCA or always (never, checkCCA or	
		always)	
commitTlbwErr	Boolean	Commit TLBWI/TLBRI on ECC; in	
		MIPS_DV_MODE only	

Table 8.5: Parameters that can be set in: VPE

8.3 Parameter values

These are the current parameter values.

Name	Value
(Others)	
endian	none
cacheenable	default
cachedebug	0
cacheextbiuinfo	0x0
mipsHexFile	
IMPERAS_MIPS_AVP_OPCODES	F
cacheIndexBypassTLB	F
MIPS_TRACE	F
gprNames	F
supervisorMode	F
busErrors	Т
fixedMMU	F
fixedDbgRegSize	F
removeDSP	F

removeCMP removeFP removeFTLB	F
	F
isISA	F
hiddenTLBentries	F
perfCounters	0
ITCNumEntries	0
ITCNumFIFO	0
ITCFIFODepth	0
ITCEmptyOnReset	\overline{F}
MTFPU	0
supportDenormals	$\frac{\overline{F}}{F}$
VPE0MaxTC	0
VPE1MaxTC	0
mpuRegions	0
mpuType	0
mpuEnable	$\frac{\sigma}{F}$
mpuSegment0	0
mpuSegment1	0
mpuSegment2	0
mpuSegment3	0
mpuSegment4	0
mpuSegment5	0
mpuSegment6	0
mpuSegment7	0
mpuSegment8	0
mpuSegment9	0
mpuSegment10	0
mpuSegment11	0
mpuSegment12	0
mpuSegment13	0
mpuSegment14	0
mpuSegment15	0
mvpconf0vpe	0
tcDisable	0
vpeDisable	0
mvpconf0tc	0
mvpconf0pcp	F
mvpconf0tcp	F
mvpconf1c1f	F
mvpcontrolPolicyMode	F
hasFDC	0
licenseWarningDays	15
MIPS_UHI	F
mipsUhiArgs	

mipsUhiJail	
MIPS_DV_MODE	F
MIPS_MAGIC_OPCODES	F
enableTrickbox	F
fpuexcdisable	F
TRU_PRESENT	F
ucLLwordsLocked	0
FUSA	F
CPC_FAULT_SUPPORTED	0
CPC_FAULT_ENABLE	0
cop2Bits	32
cop2FileName	32
udiConfig	0
udiFileName	0
vectoredinterrupt	F
externalinterrupt	F
config3VEIC_VPE0	F
config3VEIC_VPE1	F
config3VEIC_VPE2	F
config3VEIC_VPE3	F
rootFixedMMU	F
rootMMUSizeM1	0
srsctlHSS	0
firPS	0
firHas2008	0
usePreciseFpu	0
simulateLite	NONE
pridCompanyOptions	0
pridRevision	0
globalClusterNum	0
intctllPTI	0
intetIIPFDC	0
intctlIPPCI	
numWatch	0
maxVP	0
numVP	
numVPtoStart	0
sharedTLBindex	0
	0 F
xconfigSpecified intctlIPTI_CPU0_VP0	
intctllPTI_CPU0_VP0	0
	0
intctlIPTI_CPU0_VP2	0
intctllPTI_CPU0_VP3	0
intctlIPTI_CPU1_VP0	0
intctlIPTI_CPU1_VP1	0

intctlIPTI_CPU1_VP3 intctlIPTI_CPU2_VP0	$\frac{0}{0}$
intctlIPTI_CPU2_VP0	
	()
A ALIDER ODING LIDA	
	0
	0
	0
	0
	0
	0
	0
	0
	0
intctlIPTI_CPU4_VP2	0
intctlIPTI_CPU4_VP3	0
	0
intctlIPTI_CPU5_VP1	0
intctlIPTI_CPU5_VP2	0
intctlIPTI_CPU5_VP3	0
intctlIPTI_CPU6_VP0	0
intctlIPTI_CPU6_VP1	0
intctlIPTI_CPU6_VP2	0
intctlIPTI_CPU6_VP3	0
intctlIPTI_CPU7_VP0	0
intctlIPTI_CPU7_VP1	0
intctlIPTI_CPU7_VP2	0
intctlIPTI_CPU7_VP3	0
	0
intctlIPFDC_CPU0_VP1	0
intctlIPFDC_CPU0_VP2	0
intctlIPFDC_CPU0_VP3	0
	0
intctlIPFDC_CPU1_VP1	0
intctlIPFDC_CPU1_VP2	0
intctlIPFDC_CPU1_VP3	0
intctlIPFDC_CPU2_VP0	0
intctlIPFDC_CPU2_VP1	0
	0
intctlIPFDC_CPU2_VP3	0
intctlIPFDC_CPU3_VP0	0
intctlIPFDC_CPU3_VP1	0
intctlIPFDC_CPU3_VP2	0
intctlIPFDC_CPU3_VP3	0
intctlIPFDC_CPU4_VP0	0
intctlIPFDC_CPU4_VP1	0
intctlIPFDC_CPU4_VP2	0

intctlIPFDC_CPU4_VP3	0
intetlIPFDC_CPU5_VP0	0
intetlIPFDC_CPU5_VP1	0
intetlIPFDC_CPU5_VP2	0
intetlIPFDC_CPU5_VP3	0
intetlIPFDC_CPU6_VP0	0
intetlIPFDC_CPU6_VP1	0
intetlIPFDC_CPU6_VP2	0
intctllPFDC_CPU6_VP3	0
intctllPFDC_CPU7_VP0	0
intctllPFDC_CPU7_VP1	0
intctlIPFDC_CPU7_VP2	0
intctllPFDC_CPU7_VP3	0
intetlIPPCI_CPU0_VP0	0
intctlIPPCI_CPU0_VP1	0
intctlIPPCI_CPU0_VP2	0
intctlIPPCI_CPU0_VP3	0
intellippel_cpu1_vp0	0
intetlIPPCI_CPU1_VP1	0
intetlIPPCI_CPU1_VP2	0
intetliPPCI_CPU1_VP3	0
intctlIPPCI_CPU2_VP0	0
intctlIPPCI_CPU2_VP1	0
intctlIPPCI_CPU2_VP2	0
intctlIPPCI_CPU2_VP3	0
intctlIPPCI_CPU3_VP0	0
intctlIPPCI_CPU3_VP1	0
intctlIPPCI_CPU3_VP2	0
intetlIPPCI_CPU3_VP3	0
intctlIPPCI_CPU4_VP0	0
intctlIPPCI_CPU4_VP1	0
intctlIPPCI_CPU4_VP2	0
intctlIPPCI_CPU4_VP3	0
intctlIPPCI_CPU5_VP0	0
intctlIPPCI_CPU5_VP1	0
intctlIPPCI_CPU5_VP2	0
intctlIPPCI_CPU5_VP3	0
intctlIPPCI_CPU6_VP0	0
intctlIPPCI_CPU6_VP1	0
intctlIPPCI_CPU6_VP2	0
intctlIPPCI_CPU6_VP3	0
intctlIPPCI_CPU7_VP0	0
intctlIPPCI_CPU7_VP1	0
intctlIPPCI_CPU7_VP2	0
intctlIPPCI_CPU7_VP3	0

0.004	
segcfg0PA	0
segcfg1PA	0
segcfg2PA	0
segcfg3PA	0
segcfg4PA	0
segcfg5PA	0
segcfg0AM	0
segcfg1AM	0
segcfg2AM	0
segcfg3AM	0
segcfg4AM	0
segcfg5AM	0
segcfg0EU	0
segcfg1EU	0
segcfg2EU	0
segcfg3EU	0
segcfg4EU	0
segcfg5EU	0
segcfg0C	0
segcfg1C	0
segcfg2C	0
segcfg3C	0
segcfg4C	0
segcfg5C	0
cdmmSize	0
configAR	0
configBM	0
configDSP	F
configISP	F
configK0	0
configKU	0
configK23	0
configMDU	F
configMM	F
configMT	0
configSB	F
configBCP	F
MIPS16eASE	F
config1DA	0
config1DL	0
config1DS	0
config1EP	F
config1IA	0
config1IL	0
config1IS	0
	I

config1MMUSizeM1	0
config1MMUSizeM1_VPE1	0
config1MMUSizeM1_VPE2	0
config1MMUSizeM1_VPE3	0
config1WR	F
config1PC	F
config1C2	F
config2SU	0
config2SS	0
config2SL	0
config2SA	0
config3BI	F
config3BP	F
config3CDMM	F
config3CTXTC	F
config3DSPP	F
config3DSP2P	F
config3IPLW	0
config3ISA	0
config3ISAOnExc	F
config3ITL	F
config3LPA	F
config3MCU	F
config3MMAR	0
config3RXI	F
config3SC	F
config3ULRI	F
config3VZ	F
config3MSAP	F
config3CMGCR	F
config3SP	F
config3TL	0
config3PW	F
config4AE	F
config4IE	0
config4MMUConfig	0
config4MMUExtDef	0
config4VTLBSizeExt	0
config4KScrExist	0
config5EVA	F
config5LLB	F
config5MRP	F
config5NFExists	F
mips32Macro	F
config5MSAEn	F
Comigamorani	Г

config5MVH	F
config5DEC	F
config5GI	0
config5CRCP	F
config5VP	F
config6FTLBEn	F
config7AR	F
config7DCIDX_MODE	0
config7HCI	F
config7IAR	F
config7WII	F
config7ES	0
config7WR	F
config7FPR	F
config7USP	0
config7BTLM	F
config7BusSlp	F
config7IVAD	F
config7RPS	F
config7IAR_CPU0_VPE0	F
config7IAR_CPU0_VPE1	F
config7IAR_CPU0_VPE2	F
config7IAR_CPU0_VPE3	F
config7IAR_CPU1_VPE0	F
config7IAR_CPU1_VPE1	F
config7IAR_CPU1_VPE2	F
config7IAR_CPU1_VPE3	F
config7IAR_CPU2_VPE0	F
config7IAR_CPU2_VPE1	F
config7IAR_CPU2_VPE2	F
config7IAR_CPU2_VPE3	F
config7IAR_CPU3_VPE0	F
config7IAR_CPU3_VPE1	F
config7IAR_CPU3_VPE2	F
config7IAR_CPU3_VPE3	F
config7IAR_CPU4_VPE0	F
config7IAR_CPU4_VPE1	F
$config7IAR_CPU4_VPE2$	F
config7IAR_CPU4_VPE3	F
config7IAR_CPU5_VPE0	F
config7IAR_CPU5_VPE1	F
$config7IAR_CPU5_VPE2$	F
config7IAR_CPU5_VPE3	F
config7IAR_CPU6_VPE0	F
config7IAR_CPU6_VPE1	F

config7IAR_CPU6_VPE2	F
config7IAR_CPU6_VPE3	F
config7IAR_CPU7_VPE0	F
config7IAR_CPU7_VPE1	F
config7IAR_CPU7_VPE2	F
config7IAR_CPU7_VPE3	F
config7IVAD_CPU0_VPE0	F
config7IVAD_CPU0_VPE1	F
config7IVAD_CPU0_VPE2	F
config7IVAD_CPU0_VPE3	F
config7IVAD_CPU1_VPE0	F
config7IVAD_CPU1_VPE1	F
config7IVAD_CPU1_VPE2	F
config7IVAD_CPU1_VPE3	F
config7IVAD_CPU2_VPE0	F
config7IVAD_CPU2_VPE1	F
config7IVAD_CPU2_VPE2	F
config7IVAD_CPU2_VPE3	F
config7IVAD_CPU3_VPE0	F
config7IVAD_CPU3_VPE1	F
config7IVAD_CPU3_VPE2	F
config7IVAD_CPU3_VPE3	F
config7IVAD_CPU4_VPE0	F
config7IVAD_CPU4_VPE1	F
config7IVAD_CPU4_VPE2	F
config7IVAD_CPU4_VPE3	F
config7IVAD_CPU5_VPE0	F
config7IVAD_CPU5_VPE1	F
config7IVAD_CPU5_VPE2	F
config7IVAD_CPU5_VPE3	F
config7IVAD_CPU6_VPE0	F
config7IVAD_CPU6_VPE1	F
config7IVAD_CPU6_VPE2	F
config7IVAD_CPU6_VPE3	F
config7IVAD_CPU7_VPE0	F
config7IVAD_CPU7_VPE1	F
config7IVAD_CPU7_VPE2	F
config7IVAD_CPU7_VPE3	F
config7RPS_CPU0_VPE0	F
config7RPS_CPU0_VPE1	F
config7RPS_CPU0_VPE2	F
config7RPS_CPU0_VPE3	F
config7RPS_CPU1_VPE0	F
config7RPS_CPU1_VPE1	F
config7RPS_CPU1_VPE2	F

confe7DDC CDII1 VDF2	F
config7RPS_CPU1_VPE3 config7RPS_CPU2_VPE0	F
	F
config7RPS_CPU2_VPE1 config7RPS_CPU2_VPE2	F
	F
config7RPS_CPU2_VPE3	F
config7RPS_CPU3_VPE0	
config7RPS_CPU3_VPE1	F
config7RPS_CPU3_VPE2	F
config7RPS_CPU3_VPE3	F
config7RPS_CPU4_VPE0	F
config7RPS_CPU4_VPE1	F
config7RPS_CPU4_VPE2	F
config7RPS_CPU4_VPE3	F
config7RPS_CPU5_VPE0	F
config7RPS_CPU5_VPE1	F
config7RPS_CPU5_VPE2	F
config7RPS_CPU5_VPE3	F
config7RPS_CPU6_VPE0	F
config7RPS_CPU6_VPE1	F
config7RPS_CPU6_VPE2	F
config7RPS_CPU6_VPE3	F
config7RPS_CPU7_VPE0	F
config7RPS_CPU7_VPE1	F
config7RPS_CPU7_VPE2	F
config7RPS_CPU7_VPE3	F
statusFR	F
fcsrABS2008	F
fcsrNAN2008	F
numMaarRegs	6
srsconf0SRS1	0
srsconf0SRS2	0
srsconf0SRS3	0
wiredLimit	0
wiredLimitBits	0
wiredWiredBits	0
cdmmBaseCI	F
parityEnable	1
useMpTb	T
ExceptionBase	0
UseExceptionBase	F
firstBEVExceptionBaseMaskBit	20
EVAReset	F
ExceptionBaseMask	0
ExceptionBasePA	0
l1BufferCache	F

GCU_EX	F
GIC_EX	F
CPC_EX	F
TIMER_ROUTABLE	F
SWINT_ROUTABLE	F
PERFCNT_ROUTABLE	F
FDC_ROUTABLE	\mathbf{F}
GCR_PCORES	0
GCR_ADDR_REGIONS	0
GCR_NUMAUX	0
GCR_BASE	0
GCR_MINOR_REV	0
GCR_MAJOR_REV	0
GCR_CACHE_MINOR_REV	0
GCR_CACHE_MAJOR_REV	0
GCR_L2_ASSOC	0
GCR_L2_SET_SIZE	0
GCR_SYS_CONFIG2_MAX_VP_WIDTH	0
GCR_IOCU1_MINOR_REV	0
GCR_IOCU1_MAJOR_REV	0
GIC_NUMINTERRUPTS	0
GIC-COUNTBITS	0
GIC_MINOR_REV	0
GIC_MAJOR_REV	0
GIC_NUM_TEAMS	7
GIC_TRIG_RESET	0
GIC_PVPES	0
CPC_MICROSTEP	0
CPC_RAILDELAY	0
CPC_RESETLEN	0
CPC_MINOR_REV	0
CPC_MAJOR_REV	0
GIC_SH_GID_CONFIG31_0	0
GIC_SH_GID_CONFIG63_32	0
GIC_SH_GID_CONFIG95_64	0
GIC_SH_GID_CONFIG127_96	0
GIC_SH_GID_CONFIG159_128	0
GIC_SH_GID_CONFIG191_160	0
GIC_SH_GID_CONFIG223_192	0
GIC_SH_GID_CONFIG255_224	0
gicVirtualVPNum_CPU0_VP0	0
gicVirtualVPNum_CPU0_VP1	0
gicVirtualVPNum_CPU0_VP2	0
gicVirtualVPNum_CPU0_VP3	0
gicVirtualVPNum_CPU1_VP0	0
810 1 11 1 1 1 1 1 1 1 1 1 U	U

gicVirtualVPNum_CPU1_VP1	0
gicVirtualVPNum_CPU1_VP2	0
gicVirtualVPNum_CPU1_VP3	0
gicVirtualVPNum_CPU2_VP0	0
gicVirtualVPNum_CPU2_VP1	0
gicVirtualVPNum_CPU2_VP2	0
gicVirtualVPNum_CPU2_VP3	0
gicVirtualVPNum_CPU3_VP0	0
gicVirtualVPNum_CPU3_VP1	0
gicVirtualVPNum_CPU3_VP2	0
gicVirtualVPNum_CPU3_VP3	0
gicVirtualVPNum_CPU4_VP0	0
gicVirtualVPNum_CPU4_VP1	0
gicVirtualVPNum_CPU4_VP2	0
gicVirtualVPNum_CPU4_VP3	0
gicVirtualVPNum_CPU5_VP0	0
gicVirtualVPNum_CPU5_VP1	0
gicVirtualVPNum_CPU5_VP2	0
gicVirtualVPNum_CPU5_VP3	0
gicVirtualVPNum_CPU6_VP0	0
gicVirtualVPNum_CPU6_VP1	0
gicVirtualVPNum_CPU6_VP2	0
gicVirtualVPNum_CPU6_VP3	0
gicVirtualVPNum_CPU7_VP0	0
gicVirtualVPNum_CPU7_VP1	0
gicVirtualVPNum_CPU7_VP2	0
gicVirtualVPNum_CPU7_VP3	0
GCR_C0_RESET_BASE	0
GCR_C1_RESET_BASE	0
GCR_C2_RESET_BASE	0
GCR_C3_RESET_BASE	0
GCR_C4_RESET_BASE	0
GCR_C5_RESET_BASE	0
GCR_C6_RESET_BASE	0
GCR_C7_RESET_BASE	0
GCR_C8_RESET_BASE	0
GCR_C9_RESET_BASE	0
GCR_C0_RESET_EXT_BASE	0
GCR_C1_RESET_EXT_BASE	0
GCR_C2_RESET_EXT_BASE	0
GCR_C3_RESET_EXT_BASE	0
GCR_C4_RESET_EXT_BASE	0
GCR_C5_RESET_EXT_BASE	0
GCR_C6_RESET_EXT_BASE	0
GCR_C7_RESET_EXT_BASE	0

GCR_C8_RESET_EXT_BASE	0
GCR_C9_RESET_EXT_BASE	0
CPC_C0_VP_EN	0
CPC_C1_VP_EN	0
CPC_C2_VP_EN	0
CPC_C3_VP_EN	0
CPC_C4_VP_EN	0
CPC_C5_VP_EN	0
CPC_C6_VP_EN	0
CPC_C7_VP_EN	0
CPC_C8_VP_EN	0
CPC_C9_VP_EN	0
EIC_OPTION	2
hasImpl17	F
hasImpl16	F
ISPRAM_SIZE	0
ISPRAM_BASE	0
ISPRAM_ENABLE	F
ISPRAM_FILE	
DSPRAM_SIZE	0
DSPRAM_BASE	0
DSPRAM_ENABLE	F
DSPRAM_PRESENT	F
USPRAM_SIZE	0
USPRAM_BASE	0
USPRAM_ENABLE	F
USPRAM_FILE	
misalignedDataException	never
commitTlbwErr	F

Table 8.6: Parameter values

Name	Type	Description
endian	Endian	Model endian
cacheenable	Enumeration	Select cache model mode (default, tag or full)
cachedebug	Uns32	Cache debug flags
cacheextbiuinfo	Pointer	Pointer to platform-provided BIU cache info struc-
		ture
mipsHexFile	String	Load a MIPS hex file (test-mode)
IMPERAS_MIPS_AVP_OPCODES	Boolean	Enable MIPS-specific magic Pass/Fail opcodes
		(specific for AVP test termination)
cacheIndexBypassTLB	Boolean	When set, cache index ops do not generate TLB
		exceptions
MIPS_TRACE	Boolean	Enable MIPS-format trace output
gprNames	Boolean	Disassemble the register names from the default
		ABI instead of register numbers for MIPS-format
		trace output
supervisorMode	Boolean	Override whether processor implements supervisor
		mode

busErrors	Boolean	Override bus error exception behavior. When true,
DusErrors	Doolean	accesses of memory not defined by platform will
		cause bus error exceptions
fixedMMU	Boolean	Override the MMU type to fixed mapping when
IIXediviivi	Doolean	true (sets Config.MT=3, Config.KU/K23=2 and
C IDI D C:	D 1	Config1.MMUSizeM1=0)
fixedDbgRegSize	Boolean	Enable applications to debug on P5600 with GDB
Dan		version 2015.06-05 and prior
removeDSP	Boolean	Override the DSP-present configuration when true
		(sets Config3.DSPP/DSP2P=0)
removeCMP	Boolean	Override the CMP-Present configuration when true
		(sets Config3.CMGCR and GCR_BASE to 0)
removeFP	Boolean	Override the FP-Present configuration when true
		(sets Config1.FP to 0)
removeFTLB	Boolean	Override the FTLBEn configuration when true
		(disable FTLB)
isISA	Boolean	Enable to specify ISA model (reset address from
		ELF, all coprocessors enabled)
hiddenTLBentries	Boolean	Deprecated - Instead set config1MMUSizeM1 to
		maximum value to improve performance
perfCounters	Uns32	Performance Counters
ITCNumEntries	Uns32	Specify number of ITC cells present (MT cores
		only)
ITCNumFIFO	Uns32	Specify number of ITC FIFO cells in reference ITC
		implementation (MT cores only)
ITCFIFODepth	Uns32	Specify ITC FIFO cell depth. By default supports
11 СПП СВорон	01202	4.
ITCEmptyOnReset	Boolean	Specify ITC E/F cells reset to a known empty state.
MTFPU	Uns32	Enable multi-threaded FPU (1:old mttc1 behavior,
MIII	0.11592	2:new mttc1 behavior)
supportDenormals	Boolean	Enable to specify that the FPU supports denormal
supportibenormais	Doolcan	operands and results
VPE0MaxTC	Uns32	Specifies the maximum TCs initially on VPE0. Ig-
VI Edwax I C	Ulisoz	nored if less than two VPEs configured.
VPE1MaxTC	Uns32	Specifies the maximum TCs initially on VPE1. Ig-
VEETMAXIC	Ulisaz	nored if less than three VPEs configured.
	II20	
mpuRegions	Uns32 Uns32	Number of regions for memory protection unit
mpuType		Type of MPU implementation
mpuEnable	Boolean	Enable MPU2 segment control at reset
mpuSegment0	Uns32	Attributes for segment 0 in MPU2 SegmentCon-
~		trol_0 register
mpuSegment1	Uns32	Attributes for segment 1 in MPU2 SegmentCon-
		trol_0 register
mpuSegment2	Uns32	Attributes for segment 2 in MPU2 SegmentCon-
		trol_0 register
mpuSegment3	Uns32	Attributes for segment 3 in MPU2 SegmentCon-
		trol_0 register
mpuSegment4	Uns32	Attributes for segment 4 in MPU2 SegmentCon-
		trol_1 register
mpuSegment5	Uns32	Attributes for segment 5 in MPU2 SegmentCon-
		trol_1 register
mpuSegment6	Uns32	Attributes for segment 6 in MPU2 SegmentCon-
· ·		trol_1 register
mpuSegment7	Uns32	Attributes for segment 7 in MPU2 SegmentCon-
10,	311552	trol_1 register
mpuSegment8	Uns32	Attributes for segment 8 in MPU2 SegmentCon-
mp as o Smorro	011302	trol_2 register
		1101-7 16819061

G 10	11 00	Auril of Auril Oct. MIDITO C. LC
mpuSegment9	Uns32	Attributes for segment 9 in MPU2 SegmentCon-
0 +10	11 00	trol_2 register
mpuSegment10	Uns32	Attributes for segment 10 in MPU2 SegmentCon-
0 111	II 90	trol_2 register
mpuSegment11	Uns32	Attributes for segment 11 in MPU2 SegmentCon-
	Uns32	trol_2 register
mpuSegment12	Uns32	Attributes for segment 12 in MPU2 SegmentCon-
mpuSegment13	Uns32	trol_3 register Attributes for segment 13 in MPU2 SegmentCon-
mpusegment15	Ulis52	trol.3 register
mpuSegment14	Uns32	Attributes for segment 14 in MPU2 SegmentCon-
mpusegment14	011852	trol_3 register
mpuSegment15	Uns32	Attributes for segment 15 in MPU2 SegmentCon-
mpusegment15	011852	trol-3 register
mvpconf0vpe	Uns32	Override MVPConf0.PVPE
tcDisable	Uns32	Number of disabled TCs
vpeDisable	Uns32	Number of disabled VPEs
mvpconf0tc	Uns32	Override MVPConf0.PTC
mvpconf0pcp	Boolean	Override MVPConf0.PCP
mvpconf0tcp	Boolean	Override MVPConf0.TCP
mvpconf1c1f	Boolean	Override MVPConf.C1F Override MVPConf.C1F
mvpcontrolPolicyMode	Boolean	Override MVPControl.POLICY_MODE
hasFDC	Uns32	Specify the size of Fast Debug Channel register
nasr DC	Ulisaz	block
licenseWarningDays	Uns32	Specify the number of days before a license expires
ncense warningDays	Ulisaz	to start issuing a warning. 0 disables warnings.
MIPS_UHI	Boolean	Enable MIPS-Unified Hosting interface
mipsUhiArgs	String	Specifies UHI arguments string separated by spaces
mipsUhiJail	String	Specifies UHI jailroot
MIPS_DV_MODE	Boolean	Enable Design Verification mode
MIPS_MAGIC_OPCODES	Boolean	Enable MIPS-specific magic Pass/Fail opcodes
enableTrickbox	Boolean	Enable trickbox addresses (specific for AVP)
fpuexcdisable	Boolean	Disable FPU exceptions
TRU_PRESENT	Boolean	Disable or Enable based on TRU presence to con-
TROLINESENT	Doolean	trol certain fields (e.x.perfCtl.PCTD
ucLLwordsLocked	Uns32	Numbers of words (4 byte) an uncached LL is lock-
ucli wordshocked	011852	ing. Maximum: 4K
FUSA	Boolean	Enable Functional Safety
CPC_FAULT_SUPPORTED	Uns32	Specify the value for Functional Safety Supported
OI OIMOEILSOIT OIGIED	011302	register
CPC_FAULT_ENABLE	Uns32	Specify the value for Functional Safety Enable reg-
OI OIMOEI LIMABLE	011302	ister
cop2Bits	Uns32	Specifies width in bits of COP2 registers (32 or 64)
cop2FileName	String	Specifies COP2 dynamically-loaded object
cop2r nervame	String	(.so/.dll) defining COP2 instructions
udiConfig	Int32	Specifies UDI configuration attribute
udiFileName	String	Specifies UDI dynamically-loaded object (.so/.dll)
dan nortaino	Jung	defining UDI instructions
vectoredinterrupt	Boolean	Enables vectored interrupts (sets Config3 VInt)
externalinterrupt	Boolean	Enables the use of an external interrupt controller
CAUCI Hammoeri upu	Doolean	(sets Config3 VEIC)
config3VEIC_VPE0	Boolean	Enables an external interrupt controller on VPE0
comigo v ETC_v T EU	Doolean	(sets Config3 VEIC)
config3VEIC_VPE1	Boolean	Enables an external interrupt controller on VPE1
comigo v DiO_vi Ei	Doolean	(sets Config3 VEIC)

config3VEIC_VPE2	Boolean	Enables an external interrupt controller on VPE2 (sets Config3 VEIC)
config3VEIC_VPE3	Boolean	Enables an external interrupt controller on VPE3 (sets Config3 VEIC)
rootFixedMMU	Boolean	Override the root MMU type to fixed mapping when true (sets Config.MT=3 and Config.KU/K23=2)
rootMMUSizeM1	Uns32	Override the root MMUSizeM1 field in Config1 register (number of MMU entries-1)
srsctlHSS	Uns32	Override the HSS field in SRSCtl register (number of shadow register sets)
firPS	Uns32	Override the PS field in FIR register
firHas2008	Uns32	Override the Has2008 field in FIR register
usePreciseFpu	Uns32	Use the precise Floating Point emulation
simulateLite	Enumeration	Run Simulation with optimization. There are several optimizations which coule be combined (NONE, FS, MA or FSMA)
pridCompanyOptions	Uns32	Override the Company Options field in PRId register
pridRevision	Uns32	Override the Revision field in PRId register
globalClusterNum	Uns32	Override the ClusterNum field in GlobalNumber
		register
intctlIPTI	Uns32	Override the IPTI field in IntCtl register
intctlIPFDC	Uns32	Override the IPFDC field in IntCtl register
intctlIPPCI	Uns32	Override the IPPCI field in IntCtl register
numWatch	Uns32	Specify number of WatchLo/WatchHi register pairs
maxVP	Uns32	Specify maximum number of Virtual Processors present in a core
numVP	Uns32	Specify number of Virtual Processors to be present
numVPtoStart	Uns32	Specify number of Virtual Processors to be started
sharedTLBindex	Uns32	Specify first shared TLB Index between Virtual Cores
xconfigSpecified	Boolean	True if the configuration comes from a valid xconfig file
intctlIPTI_CPU0_VP0	Uns32	Override the IPTI field in IntCtl register for CPU0/VP0
intctlIPTI_CPU0_VP1	Uns32	Override the IPTI field in IntCtl register for CPU0/VP1
intctlIPTI_CPU0_VP2	Uns32	Override the IPTI field in IntCtl register for CPU0/VP2
intctlIPTI_CPU0_VP3	Uns32	Override the IPTI field in IntCtl register for CPU0/VP3
intctlIPTI_CPU1_VP0	Uns32	Override the IPTI field in IntCtl register for CPU1/VP0
intetlIPTI_CPU1_VP1	Uns32	Override the IPTI field in IntCtl register for CPU1/VP1
intetlIPTI_CPU1_VP2	Uns32	Override the IPTI field in IntCtl register for CPU1/VP2
intetlIPTI_CPU1_VP3	Uns32	Override the IPTI field in IntCtl register for CPU1/VP3
intetlIPTI_CPU2_VP0	Uns32	Override the IPTI field in IntCtl register for CPU2/VP0
intetlIPTI_CPU2_VP1	Uns32	Override the IPTI field in IntCtl register for CPU2/VP1
intetlIPTI_CPU2_VP2	Uns32	Override the IPTI field in IntCtl register for CPU2/VP2

intctlIPTI_CPU2_VP3	Uns32	Override the IPTI field in IntCtl register for CPU2/VP3
intctlIPTI_CPU3_VP0	Uns32	Override the IPTI field in IntCtl register for CPU3/VP0
intctlIPTI_CPU3_VP1	Uns32	Override the IPTI field in IntCtl register for CPU3/VP1
intctlIPTI_CPU3_VP2	Uns32	Override the IPTI field in IntCtl register for CPU3/VP2
intctlIPTI_CPU3_VP3	Uns32	Override the IPTI field in IntCtl register for CPU3/VP3
intctlIPTI_CPU4_VP0	Uns32	Override the IPTI field in IntCtl register for CPU4/VP0
intctlIPTI_CPU4_VP1	Uns32	Override the IPTI field in IntCtl register for CPU4/VP1
intctlIPTI_CPU4_VP2	Uns32	Override the IPTI field in IntCtl register for CPU4/VP2
intctlIPTI_CPU4_VP3	Uns32	Override the IPTI field in IntCtl register for CPU4/VP3
intctlIPTI_CPU5_VP0	Uns32	Override the IPTI field in IntCtl register for CPU5/VP0
intctlIPTI_CPU5_VP1	Uns32	Override the IPTI field in IntCtl register for CPU5/VP1
intctlIPTI_CPU5_VP2	Uns32	Override the IPTI field in IntCtl register for CPU5/VP2
intctlIPTI_CPU5_VP3	Uns32	Override the IPTI field in IntCtl register for CPU5/VP3
intctlIPTI_CPU6_VP0	Uns32	Override the IPTI field in IntCtl register for CPU6/VP0
intctlIPTI_CPU6_VP1	Uns32	Override the IPTI field in IntCtl register for CPU6/VP1
intctlIPTI_CPU6_VP2	Uns32	Override the IPTI field in IntCtl register for CPU6/VP2
intctlIPTI_CPU6_VP3	Uns32	Override the IPTI field in IntCtl register for CPU6/VP3
intctlIPTI_CPU7_VP0	Uns32	Override the IPTI field in IntCtl register for CPU7/VP0
intctlIPTI_CPU7_VP1	Uns32	Override the IPTI field in IntCtl register for CPU7/VP1
intctlIPTI_CPU7_VP2	Uns32	Override the IPTI field in IntCtl register for CPU7/VP2
intctlIPTI_CPU7_VP3	Uns32	Override the IPTI field in IntCtl register for CPU7/VP3
intctlIPFDC_CPU0_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP0
intctlIPFDC_CPU0_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP1
intctlIPFDC_CPU0_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP2
intctlIPFDC_CPU0_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU0/VP3
intctlIPFDC_CPU1_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP0
intctlIPFDC_CPU1_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP1
intctlIPFDC_CPU1_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP2

intetlIPFDC_CPU1_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU1/VP3
intctlIPFDC_CPU2_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP0
intctlIPFDC_CPU2_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP1
intctlIPFDC_CPU2_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP2
intctlIPFDC_CPU2_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU2/VP3
intctlIPFDC_CPU3_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP0
intctlIPFDC_CPU3_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP1
intctlIPFDC_CPU3_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP2
intctlIPFDC_CPU3_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU3/VP3
intctlIPFDC_CPU4_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP0
intctlIPFDC_CPU4_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP1
intctlIPFDC_CPU4_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP2
intctlIPFDC_CPU4_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU4/VP3
intctlIPFDC_CPU5_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP0
intctlIPFDC_CPU5_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP1
intctlIPFDC_CPU5_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP2
intctlIPFDC_CPU5_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU5/VP3
intctlIPFDC_CPU6_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP0
intctlIPFDC_CPU6_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP1
intctlIPFDC_CPU6_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP2
intctlIPFDC_CPU6_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU6/VP3
intctlIPFDC_CPU7_VP0	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP0
intctlIPFDC_CPU7_VP1	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP1
intctlIPFDC_CPU7_VP2	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP2
intctlIPFDC_CPU7_VP3	Uns32	Override the IPFDC field in IntCtl register for CPU7/VP3
intctlIPPCI_CPU0_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP0
intctlIPPCI_CPU0_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP1
intctlIPPCI_CPU0_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP2

intctlIPPCI_CPU0_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU0/VP3
intctlIPPCI_CPU1_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP0
intctlIPPCI_CPU1_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP1
intctlIPPCI_CPU1_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP2
intctlIPPCI_CPU1_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU1/VP3
intctlIPPCI_CPU2_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP0
intctlIPPCI_CPU2_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP1
intctlIPPCI_CPU2_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP2
intctlIPPCI_CPU2_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU2/VP3
intctlIPPCI_CPU3_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP0
intctlIPPCI_CPU3_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP1
intctlIPPCI_CPU3_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP2
intctlIPPCI_CPU3_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU3/VP3
intctlIPPCI_CPU4_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP0
intctlIPPCI_CPU4_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP1
intctlIPPCI_CPU4_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP2
intctlIPPCI_CPU4_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU4/VP3
intctlIPPCI_CPU5_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP0
intctlIPPCI_CPU5_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP1
intctlIPPCI_CPU5_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP2
intctlIPPCI_CPU5_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU5/VP3
intctlIPPCI_CPU6_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP0
intctlIPPCI_CPU6_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP1
intctlIPPCI_CPU6_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP2
intctlIPPCI_CPU6_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU6/VP3
intctlIPPCI_CPU7_VP0	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP0
intctlIPPCI_CPU7_VP1	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP1
intctlIPPCI_CPU7_VP2	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP2

intctlIPPCI_CPU7_VP3	Uns32	Override the IPPCI field in IntCtl register for CPU7/VP3
segcfg0PA	Uns32	Set CFG0.PA field of SegCtl0 register
segcfg1PA	Uns32	Set CFG1.PA field of SegCtl0 register
segcfg2PA	Uns32	Set CFG2.PA field of SegCtl1 register
segcfg3PA	Uns32	Set CFG3.PA field of SegCtl1 register
segcfg4PA	Uns32	Set CFG4.PA field of SegCtl2 register
segcfg5PA	Uns32	Set CFG5.PA field of SegCtl2 register
segcfg0AM	Uns32	Set CFG0.AM field of SegCtl0 register
segcfg1AM	Uns32	Set CFG1.AM field of SegCtl0 register
segcfg2AM	Uns32	Set CFG2.AM field of SegCtl1 register
segcfg3AM	Uns32	Set CFG3.AM field of SegCtl1 register
segcfg4AM	Uns32	Set CFG4.AM field of SegCtl2 register
segcfg5AM	Uns32	Set CFG5.AM field of SegCtl2 register
segcfg0EU	Uns32	Set CFG0.EU field of SegCtl0 register
segcfg1EU	Uns32	Set CFG1.EU field of SegCtl0 register
segcfg2EU	Uns32	Set CFG2.EU field of SegCtl1 register
segcfg3EU	Uns32	Set CFG3.EU field of SegCtl1 register
segcfg4EU	Uns32	Set CFG4.EU field of SegCtl2 register
segcfg5EU	Uns32	Set CFG5.EU field of SegCtl2 register
segcfg0C	Uns32	Set CFG0.C field of SegCtl0 register
segcfg1C	Uns32	Set CFG1.C field of SegCtl0 register
segcfg2C	Uns32	Set CFG2.C field of SegCtl1 register
segcfg3C	Uns32	Set CFG3.C field of SegCtl1 register
segcfg4C	Uns32	Set CFG4.C field of SegCtl2 register
segcfg5C	Uns32	Set CFG5.C field of SegCtl2 register
cdmmSize	Uns32	Override the cdmmsize reset value
configAR	Uns32	Enables R6 support
configBM	Uns32	Override the BM field in Config register (burst
G .		mode)
configDSP	Boolean	Override Config.DSP (data scratchpad RAM present)
configISP	Boolean	Override Config.ISP (instruction scratchpad RAM
G		present)
configK0	Uns32	Override power on value of Config.K0 (set Kseg0 cacheability)
configKU	Uns32	Override power on value of Config.KU (set Useg
		cacheability)
configK23	Uns32	Override power on value of Config.K23 (set Kseg23
		cacheability)
configMDU	Boolean	Override Config.MDU (iterative multiply/divide unit)
configMM	Boolean	Override Config.MM (merging mode for write)
configMT	Uns32	Override Config.MT
configSB	Boolean	Override Config.SB (simple bus transfers only)
configBCP	Boolean	Override Config.BCP (Buffer Cache Present)
MIPS16eASE	Boolean	Override Config1.CA (enables the MIPS16e ASE)
config1DA	Uns32	Override Config1.DA (Dcache associativity)
config1DL	Uns32	Override Config1.DL (Dcache line size)
config1DS	Uns32	Override Config1.DS (Deache sets per way)
config1EP	Boolean	Override Config1.EP (EJTag present)
config1IA	Uns32	Override Config1.IA (Icache associativity)
config1IL	Uns32	Override Config1.IL (Icache line size)
config1IS	Uns32	Override Config1.IS (Icache sets per way)
config1MMUSizeM1	Uns32	Override Config1.MMUSizeM1 (number of MMU
		entries-1)

config1MMUSizeM1_VPE1	Uns32	Override Config1.MMUSizeM1 for VPE1
config1MMUSizeM1_VPE2	Uns32	Override Config1.MMUSizeM1 for VPE2
config1MMUSizeM1_VPE3	Uns32	Override Config1.MMUSizeM1 for VPE3
config1WR	Boolean	Override Config1.WR (watchpoint registers
55111811111	Boolean	present)
config1PC	Boolean	Override Config1.PC (Performance Counters
comgri c	Boolean	present)
config1C2	Boolean	Override Config1.C2 (Coprocessor 2 present)
config2SU	Uns32	Override Connig1:02 (Coprocessor 2 present) Override the SU field in Config2 register
config2SS	Uns32	Override the SC field in Config2 register Override the SS field in Config2 register
config2SL		
	Uns32	Override the SL field in Config2 register
config2SA	Uns32	Override the SA field in Config2 register
config3BI	Boolean	Override Config3.BI
config3BP	Boolean	Override Config3.BP
config3CDMM	Boolean	Override Config3.CDMM
config3CTXTC	Boolean	Override Config3.CTXTC
config3DSPP	Boolean	Override Config3.DSPP
config3DSP2P	Boolean	Override Config3.DSP2P
config3IPLW	Uns32	Override Config3.IPLW
config3ISA	Uns32	Override Config3.ISA
config3ISAOnExc	Boolean	Override Config3.ISAOnExc
config3ITL	Boolean	Override Config3.ITL
config3LPA	Boolean	Override Config3.LPA
config3MCU	Boolean	Override Config3.MCU
config3MMAR	Uns32	Override Config3.MMAR
config3RXI	Boolean	Override Config3.RXI
config3SC	Boolean	Override Config3.SC
config3ULRI	Boolean	Override Config3.ULRI
config3VZ	Boolean	Override Config3.VZ
config3MSAP	Boolean	Override Config3.WSAP
config3CMGCR	Boolean	Override the CMGCR field in Config3 register
config3SP	Boolean	Override the SP field in Config3 register
config3TL	Uns32	Override the TL field in Config3 register
config3PW	Boolean	Override the PW field in Config3 register
config4AE	Boolean	Override Config4.AE
config4IE	Uns32	Override Config4.IE
config4MMUConfig	Uns32	Override Config4.MMUConfig field (interpretation
		depends on MMUExtDef value)
config4MMUExtDef	Uns32	Override Config4.MMUExtDef
config4VTLBSizeExt	Uns32	Override Config4.VTLBSizeExt
config4KScrExist	Uns32	Override Config4.KScrExist
config5EVA	Boolean	Override Config5.EVA
config5LLB	Boolean	Override Config5.LLB (LLAddr supports LLbit)
config5MRP	Boolean	Override Config5.MRP (MaaR Present)
config5NFExists	Boolean	Override Config5.NFExists
mips32Macro	Boolean	Enables the MIPS32 SAVE and RESTORE macro
impos z inacio	20010011	instructions. Ignored if Config5.CA2 is not set)
config5MSAEn	Boolean	Override Config5.MSAEn
config5MVH	Boolean	Override Config5.MSAEn Override Config5.MVH (enable MTHC0 and
Coungain v II	Doolean	MFHC0 instructions)
	D 1	/
config5DEC	Boolean	Override Config5.DEC (to test Dual Endian Capa-
2 - 27		bility)
config5GI	Uns32	Override Config5.GI (enable GINV)
config5CRCP	Boolean	Override Config5.CRCP (CRCP Present)
config5VP	Boolean	Override Config5.VP
config6FTLBEn	Boolean	Override power on value of Config6.FTLBEn

config7AR	Boolean	Override Config7.AR (Alias removed Data cache)
config7DCIDX_MODE	Uns32	Override Config7.DCIDX_MODE
config7HCI	Boolean	Override Config7.HCI (Hardware Cache Initializa-
	Boolean	tion)
config7IAR	Boolean	Override Config7.IAR (Alias removed Instruction
comgriff	Doolcan	cache)
config7WII	Boolean	Override Config7.WII (wait IE/IXMT ignore)
config7ES	Uns32	Override Config. Wil (Watt 12/18Wil 1 ignore) Override the ES field in Config7 register (External-
comg (ED	011392	ize sync)
config7WR	Boolean	Override Config7[31] bit (Alternative implementa-
comig/ wit	Doolean	tion of Watch registers)
config7FPR	Boolean	Override Config7.FPR (one-half FPU clock ratio)
config7USP	Uns32	Override Config7.FFR (one-nan FFC clock ratio) Override Config7.USP (USPRAM enable)
config7USF config7BTLM	Boolean	Override Config7.037 (USFRAM enable) Override Config7.BTLM bit
config7BusSlp	Boolean	Override Config7.BusSlp bit
config7IVAD	Boolean	Override Config7.IVAD bit
config7RPS	Boolean	Override Config7.RPS bit
config7IAR_CPU0_VPE0	Boolean	Override Config7.IAR bit for CPU0/VPE0
config7IAR_CPU0_VPE1	Boolean	Override Config7.IAR bit for CPU0/VPE1
config7IAR_CPU0_VPE2	Boolean	Override Config7.IAR bit for CPU0/VPE2
config7IAR_CPU0_VPE3	Boolean	Override Config7.IAR bit for CPU0/VPE3
config7IAR_CPU1_VPE0	Boolean	Override Config7.IAR bit for CPU1/VPE0
config7IAR_CPU1_VPE1	Boolean	Override Config7.IAR bit for CPU1/VPE1
config7IAR_CPU1_VPE2	Boolean	Override Config7.IAR bit for CPU1/VPE2
config7IAR_CPU1_VPE3	Boolean	Override Config7.IAR bit for CPU1/VPE3
config7IAR_CPU2_VPE0	Boolean	Override Config7.IAR bit for CPU2/VPE0
config7IAR_CPU2_VPE1	Boolean	Override Config7.IAR bit for CPU2/VPE1
config7IAR_CPU2_VPE2	Boolean	Override Config7.IAR bit for CPU2/VPE2
config7IAR_CPU2_VPE3	Boolean	Override Config7.IAR bit for CPU2/VPE3
config7IAR_CPU3_VPE0	Boolean	Override Config7.IAR bit for CPU3/VPE0
config7IAR_CPU3_VPE1	Boolean	Override Config7.IAR bit for CPU3/VPE1
config7IAR_CPU3_VPE2	Boolean	Override Config7.IAR bit for CPU3/VPE2
config7IAR_CPU3_VPE3	Boolean	Override Config7.IAR bit for CPU3/VPE3
config7IAR_CPU4_VPE0	Boolean	Override Config7.IAR bit for CPU4/VPE0
config7IAR_CPU4_VPE1	Boolean	Override Config7.IAR bit for CPU4/VPE1
config7IAR_CPU4_VPE2	Boolean	Override Config7.IAR bit for CPU4/VPE2
config7IAR_CPU4_VPE3	Boolean	Override Config7.IAR bit for CPU4/VPE3
config7IAR_CPU5_VPE0	Boolean	Override Config7.IAR bit for CPU5/VPE0
config7IAR_CPU5_VPE1	Boolean	Override Config7.IAR bit for CPU5/VPE1
config7IAR_CPU5_VPE2	Boolean	Override Config7.IAR bit for CPU5/VPE2
config7IAR_CPU5_VPE3	Boolean	Override Config7.IAR bit for CPU5/VPE3
config7IAR_CPU6_VPE0	Boolean	Override Config7.IAR bit for CPU6/VPE0
config7IAR_CPU6_VPE1		Override Config7.IAR bit for CPU6/VPE1
_	Boolean	
config7IAR_CPU6_VPE2	Boolean	Override Config7.IAR bit for CPU6/VPE2
config7IAR_CPU6_VPE3	Boolean	Override Config7.IAR bit for CPU6/VPE3
config7IAR_CPU7_VPE0	Boolean	Override Config7.IAR bit for CPU7/VPE0
config7IAR_CPU7_VPE1	Boolean	Override Config7.IAR bit for CPU7/VPE1
config7IAR_CPU7_VPE2	Boolean	Override Config7.IAR bit for CPU7/VPE2
config7IAR_CPU7_VPE3	Boolean	Override Config7.IAR bit for CPU7/VPE3
config7IVAD_CPU0_VPE0	Boolean	Override Config7.IVAD bit for CPU0/VPE0
config7IVAD_CPU0_VPE1	Boolean	Override Config7.IVAD bit for CPU0/VPE1
config7IVAD_CPU0_VPE2	Boolean	Override Config7.IVAD bit for CPU0/VPE2
config7IVAD_CPU0_VPE3	Boolean	Override Config7.IVAD bit for CPU0/VPE3
config7IVAD_CPU1_VPE0	Boolean	Override Config7.IVAD bit for CPU1/VPE0
config7IVAD_CPU1_VPE1	Boolean	Override Config7.IVAD bit for CPU1/VPE1
config7IVAD_CPU1_VPE2	Boolean	Override Config7.IVAD bit for CPU1/VPE2

config7IVAD_CPU1_VPE3	Boolean	Override Config7.IVAD bit for CPU1/VPE3
config7IVAD_CPU2_VPE0	Boolean	Override Config7.IVAD bit for CPU2/VPE0
config7IVAD_CPU2_VPE1	Boolean	Override Config7.IVAD bit for CPU2/VPE1
config7IVAD_CPU2_VPE2	Boolean	Override Config7.IVAD bit for CPU2/VPE2
config7IVAD_CPU2_VPE3	Boolean	Override Config7.IVAD bit for CPU2/VPE3
config7IVAD_CPU3_VPE0	Boolean	Override Config7.IVAD bit for CPU3/VPE0
config7IVAD_CPU3_VPE1	Boolean	Override Config7.IVAD bit for CPU3/VPE1
config7IVAD_CPU3_VPE2	Boolean	Override Config7.IVAD bit for CPU3/VPE2
config7IVAD_CPU3_VPE3	Boolean	Override Config7.IVAD bit for CPU3/VPE3
config7IVAD_CPU4_VPE0	Boolean	Override Config7.IVAD bit for CPU4/VPE0
config7IVAD_CPU4_VPE1	Boolean	Override Config7.IVAD bit for CPU4/VPE1
config7IVAD_CPU4_VPE2	Boolean	Override Config7.IVAD bit for CPU4/VPE2
config7IVAD_CPU4_VPE3	Boolean	Override Config7.IVAD bit for CPU4/VPE3
config7IVAD_CPU5_VPE0	Boolean	Override Config7.IVAD bit for CPU5/VPE0
config7IVAD_CPU5_VPE1	Boolean	Override Config7.IVAD bit for CPU5/VPE1
config7IVAD_CPU5_VPE2	Boolean	Override Config7.IVAD bit for CPU5/VPE2
config7IVAD_CPU5_VPE3	Boolean	Override Config7.IVAD bit for CPU5/VPE3
config7IVAD_CPU6_VPE0	Boolean	Override Config7.IVAD bit for CPU6/VPE0
config7IVAD_CPU6_VPE1	Boolean	Override Config7.IVAD bit for CPU6/VPE1
config7IVAD_CPU6_VPE2	Boolean	Override Config7.IVAD bit for CPU6/VPE2
config7IVAD_CPU6_VPE3	Boolean	Override Config7.IVAD bit for CPU6/VPE3
config7IVAD_CPU7_VPE0	Boolean	Override Config7.IVAD bit for CPU7/VPE0
config7IVAD_CPU7_VPE1	Boolean	Override Config7.IVAD bit for CPU7/VPE1
config7IVAD_CPU7_VPE2	Boolean	Override Config7.IVAD bit for CPU7/VPE2
config7IVAD_CPU7_VPE3	Boolean	Override Config7.IVAD bit for CPU7/VPE3
config7RPS_CPU0_VPE0	Boolean	Override Config7.RPS bit for CPU0/VPE0
config7RPS_CPU0_VPE1	Boolean	Override Config7.RPS bit for CPU0/VPE1
config7RPS_CPU0_VPE2	Boolean	Override Config7.RPS bit for CPU0/VPE2
config7RPS_CPU0_VPE3	Boolean	Override Config7.RPS bit for CPU0/VPE3
config7RPS_CPU1_VPE0	Boolean	Override Config7.RPS bit for CPU1/VPE0
config7RPS_CPU1_VPE1	Boolean	Override Config7.RPS bit for CPU1/VPE1
config7RPS_CPU1_VPE2	Boolean	Override Config7.RPS bit for CPU1/VPE2
config7RPS_CPU1_VPE3	Boolean	Override Config7.RPS bit for CPU1/VPE3
config7RPS_CPU2_VPE0	Boolean	Override Config7.RPS bit for CPU2/VPE0
config7RPS_CPU2_VPE1	Boolean	Override Config7.RPS bit for CPU2/VPE1
config7RPS_CPU2_VPE2	Boolean	Override Config7.RPS bit for CPU2/VPE2
config7RPS_CPU2_VPE3	Boolean	Override Config7.RPS bit for CPU2/VPE3
config7RPS_CPU3_VPE0	Boolean	Override Config7.RPS bit for CPU3/VPE0
config7RPS_CPU3_VPE1	Boolean	Override Config7.RPS bit for CPU3/VPE1
config7RPS_CPU3_VPE2	Boolean	Override Config7.RPS bit for CPU3/VPE2
config7RPS_CPU3_VPE3	Boolean	Override Config7.RPS bit for CPU3/VPE3
config7RPS_CPU4_VPE0	Boolean	Override Config7.RPS bit for CPU4/VPE0
config7RPS_CPU4_VPE1	Boolean	Override Config7.RPS bit for CPU4/VPE1
config7RPS_CPU4_VPE2	Boolean	Override Config7.RPS bit for CPU4/VPE2
config7RPS_CPU4_VPE3	Boolean	Override Config7.RPS bit for CPU4/VPE3
config7RPS_CPU5_VPE0	Boolean	Override Config7.RPS bit for CPU5/VPE0
config7RPS_CPU5_VPE1	Boolean	Override Config7.RPS bit for CPU5/VPE1
config7RPS_CPU5_VPE2	Boolean	Override Config7.RPS bit for CPU5/VPE2
config7RPS_CPU5_VPE3	Boolean	Override Config7.RPS bit for CPU5/VPE3
config7RPS_CPU6_VPE0	Boolean	Override Config7.RPS bit for CPU6/VPE0
config7RPS_CPU6_VPE1	Boolean	Override Config7.RPS bit for CPU6/VPE1
config7RPS_CPU6_VPE2	Boolean	Override Config7.RPS bit for CPU6/VPE2
config7RPS_CPU6_VPE3	Boolean	Override Config7.RPS bit for CPU6/VPE3
config7RPS_CPU7_VPE0	Boolean	Override Config7.RPS bit for CPU7/VPE0
config7RPS_CPU7_VPE1	Boolean	Override Config7.RPS bit for CPU7/VPE1
config7RPS_CPU7_VPE2	Boolean	Override Config7.RPS bit for CPU7/VPE2
	1	·

config7RPS_CPU7_VPE3	Boolean	Override Config7.RPS bit for CPU7/VPE3
statusFR	Boolean	Override power on value in Status.FR (Floating
		point register mode)
fcsrABS2008	Boolean	Override FCSR.ABS2008 (ABS/NEG compliant
		with IEEE 754-2008)
fcsrNAN2008	Boolean	Override FCSR.NAN2008 (QNaN/SNaN encodings
		match IEEE 754-2008 recommendation)
numMaarRegs	Uns32	Override number of MAAR registers (must be even)
srsconf0SRS1	Uns32	Override the SRS1 field in SRSConf0 register
srsconf0SRS2	Uns32	Override the SRS2 field in SRSConf0 register
srsconf0SRS3	Uns32	Override the SRS3 field in SRSConf0 register
wiredLimit	Uns32	Override Limit field of the Wired register
wiredLimitBits	Uns32	Override width of Limit field of the Wired register
wiredEmireDies wiredWiredBits	Uns32	Override width of Wired field of the Wired register
cdmmBaseCI	Boolean	Override CDMMBase.CI
	Uns32	
parityEnable		Specify error detection support: 0 - none; 1 - parity; 2 - ECC
useMpTb	Boolean	Override Use of multi-processor test bench
ExceptionBase	Uns32	Specify the BEV Exception Base address. (use GCR_Cx_RESET_BASE on CMP processors)
UseExceptionBase	Boolean	Set to one to use ExceptionBase[29:12] as the cor-
		responding BEV address bits
firstBEVExceptionBaseMaskBit	Uns32	Specify LSB position of
r		GCR_Cx_RESET_EXT_BASE.BEVExceptionBaseM
		field. Only used when SegCtl present
EVAReset	Boolean	Set to one to reset into non-legacy address map
2 11100000	Boolean	and BEV location. Only used when non-CMP and
		SegCtl present
ExceptionBaseMask	Uns32	Specify the ExceptionBaseMask value used for bits
2.Kooption 2.abotilabk	011302	[27:firstBEVExceptionBaseMaskBit]. Only used
		when non-CMP and SegCtl present
ExceptionBasePA	Uns32	Bits [35:29] of the physical address for the BEV
Exception Basel 11	011352	overlays. Only used when non-CMP and SegCtl
		present
l1BufferCache	Boolean	L1 Buffer Cache
GCU_EX	Boolean	CMP system only: GCR custom block present
GIC_EX		CMP system only: GCR custom block present
	Boolean	CMP system only: GIC unit present
CPC_EX	Boolean	CMP system only: CPC unit present
TIMER_ROUTABLE	Boolean	CMP system only: cpu timer interrupt routable
CHILLE DOLLERADI S	<u> </u>	within cluster
SWINT_ROUTABLE	Boolean	CMP system only: software interrupt routable
	1	within cluster
PERFCNT_ROUTABLE		
	Boolean	CMP system only: performance counter interrupt
		routable within cluster
FDC_ROUTABLE	Boolean Boolean	routable within cluster CMP system only: fast debug channel interrupt
FDC_ROUTABLE	Boolean	routable within cluster CMP system only: fast debug channel interrupt routable within cluster
		routable within cluster CMP system only: fast debug channel interrupt routable within cluster CMP system only: override
FDC_ROUTABLE	Boolean	routable within cluster CMP system only: fast debug channel interrupt routable within cluster
FDC_ROUTABLE	Boolean	routable within cluster CMP system only: fast debug channel interrupt routable within cluster CMP system only: override
FDC_ROUTABLE GCR_PCORES	Boolean Uns32	routable within cluster CMP system only: fast debug channel interrupt routable within cluster CMP system only: override GCR_CONFIG.PCORES (number of cores-1)
FDC_ROUTABLE GCR_PCORES	Boolean Uns32	routable within cluster CMP system only: fast debug channel interrupt routable within cluster CMP system only: override GCR_CONFIG.PCORES (number of cores-1) CMP system only: override GCR_CONFIG.ADDR_REGIONS (number of
FDC_ROUTABLE GCR_PCORES GCR_ADDR_REGIONS	Boolean Uns32 Uns32	routable within cluster CMP system only: fast debug channel interrupt routable within cluster CMP system only: override GCR_CONFIG.PCORES (number of cores-1) CMP system only: override GCR_CONFIG.ADDR_REGIONS (number of MMIO address regions)
FDC_ROUTABLE GCR_PCORES	Boolean Uns32	routable within cluster CMP system only: fast debug channel interrupt routable within cluster CMP system only: override GCR_CONFIG.PCORES (number of cores-1) CMP system only: override GCR_CONFIG.ADDR_REGIONS (number of

GCR_BASE	Uns32	CMP system only: override
GCIL-DASE	Olisoz	GCR_BASE.GCR_BASE (default GCR regis-
		ter address)
GCR_MINOR_REV	Uns32	CMP system only: override
GOICIMINOICILE V	011302	GCR_REV.MINOR_REV
GCR_MAJOR_REV	Uns32	CMP system only: override
GORLMAJORLICEV	Ulisoz	GCR_REV.MAJOR_REV
GCR_CACHE_MINOR_REV	Uns32	
GCR_CACRE_WIINOR_REV	Ulis52	
CCD CACHE MAJOR REV	11 00	GCR_CACHE_REV.MINOR_REV
GCR_CACHE_MAJOR_REV	Uns32	CMP system only: override
		GCR_CACHE_REV.MAJOR_REV
GCR_L2_ASSOC	Uns32	CMP system only: override
		GCR_L2_CONFIG.ASSOC
GCR_L2_SET_SIZE	Uns32	CMP system only: override
		GCR_L2_CONFIG.SET_SIZE
GCR_SYS_CONFIG2_MAX_VP_WIDTH	Uns32	CMP system only: override
		GCR_SYS_CONFIG2.MAX_VP_WIDTH
GCR_IOCU1_MINOR_REV	Uns32	CMP system only: override
		GCR_IOCU1_REV.MINOR_REV
GCR_IOCU1_MAJOR_REV	Uns32	CMP system only: override
		GCR_IOCU1_REV.MAJOR_REV
GIC_NUMINTERRUPTS	Uns32	CMP system only: override
	011002	GIC_SH_CONFIG.NUMINTERRUPTS
GIC_COUNTBITS	Uns32	CMP system only: override
GIOLOGONIBIIS	011852	GIC_SH_CONFIG.COUNTBITS
GIC_MINOR_REV	Uns32	
GIC_MINOR_REV	Uns32	CMP system only: override
CIC MA IOD DEW	11 00	GIC_SH_REVISION.MINOR_REV
GIC_MAJOR_REV	Uns32	CMP system only: override
		GIC_SH_REVISION.MAJOR_REV
GIC_NUM_TEAMS	Uns32	CMP system only: override
		GIC_SH_DBG_CONFIG.NUM_TEAMS
GIC_TRIG_RESET	Uns32	CMP system only: Zero value of
		GIC_SH_TRIG_[31_0, 63_32]
GIC_PVPES	Uns32	CMP system only: override
		GIC_SH_CONFIG.PVPE
CPC_MICROSTEP	Uns32	CMP system only: override
		CPC_SEQDEL.MICROSTEP
CPC_RAILDELAY	Uns32	CMP system only: override
		CPC_RAIL.RAILDELAY
CPC_RESETLEN	Uns32	CMP system only: override
		CPC_RESETLEN.RESETLEN
CPC_MINOR_REV	Uns32	CMP system only: override
	0 0 -	CPC_REVISION.MINOR_REV
CPC_MAJOR_REV	Uns32	CMP system only: override
OT CHAIR OTCHEL V	0 11502	CPC_REVISION.MAJOR_REV
GIC_SH_GID_CONFIG31_0	Uns32	CMP system only: override
G10_511_G1D_CON11G51_0	011802	GIC_SH_GID_CONFIG[31_0]
CIC CII CID CONEICCS 30	II20	<u> </u>
GIC_SH_GID_CONFIG63_32	Uns32	CMP system only: override
		GIC_SH_GID_CONFIG[63_32]
CIC CII CID CONEICOT CA	TT 90	CMP system only: override
GIC_SH_GID_CONFIG95_64	Uns32	
		GIC_SH_GID_CONFIG[95_64]
GIC_SH_GID_CONFIG95_64 GIC_SH_GID_CONFIG127_96	Uns32 Uns32	GIC_SH_GID_CONFIG[95_64] CMP system only: override
GIC_SH_GID_CONFIG127_96	Uns32	GIC_SH_GID_CONFIG[95_64] CMP system only: override GIC_SH_GID_CONFIG[127_96]
		GIC_SH_GID_CONFIG[95_64] CMP system only: override GIC_SH_GID_CONFIG[127_96] CMP system only: override
GIC_SH_GID_CONFIG127_96 GIC_SH_GID_CONFIG159_128	Uns32 Uns32	GIC_SH_GID_CONFIG[95_64] CMP system only: override GIC_SH_GID_CONFIG[127_96]
GIC_SH_GID_CONFIG127_96	Uns32	GIC_SH_GID_CONFIG[95_64] CMP system only: override GIC_SH_GID_CONFIG[127_96] CMP system only: override GIC_SH_GID_CONFIG[159_128] CMP system only: override
GIC_SH_GID_CONFIG127_96 GIC_SH_GID_CONFIG159_128	Uns32 Uns32	GIC_SH_GID_CONFIG[95_64] CMP system only: override GIC_SH_GID_CONFIG[127_96] CMP system only: override GIC_SH_GID_CONFIG[159_128]

GIC_SH_GID_CONFIG223_192	Uns32	CMP system only: override GIC_SH_GID_CONFIG[223_192]
GIC_SH_GID_CONFIG255_224	Uns32	CMP system only: override GIC_SH_GID_CONFIG[255_224]
gicVirtualVPNum_CPU0_VP0	Uns32	Override the IPTI field in IntCtl register for CPU0/VP0
gicVirtualVPNum_CPU0_VP1	Uns32	Override the IPTI field in IntCtl register for CPU0/VP1
gicVirtualVPNum_CPU0_VP2	Uns32	Override the IPTI field in IntCtl register for CPU0/VP2
gicVirtualVPNum_CPU0_VP3	Uns32	Override the IPTI field in IntCtl register for CPU0/VP3
gicVirtualVPNum_CPU1_VP0	Uns32	Override the IPTI field in IntCtl register for CPU1/VP0
gicVirtualVPNum_CPU1_VP1	Uns32	Override the IPTI field in IntCtl register for CPU1/VP1
gicVirtualVPNum_CPU1_VP2	Uns32	Override the IPTI field in IntCtl register for CPU1/VP2
gicVirtualVPNum_CPU1_VP3	Uns32	Override the IPTI field in IntCtl register for CPU1/VP3
gicVirtualVPNum_CPU2_VP0	Uns32	Override the IPTI field in IntCtl register for CPU2/VP0
gicVirtualVPNum_CPU2_VP1	Uns32	Override the IPTI field in IntCtl register for CPU2/VP1
gicVirtualVPNum_CPU2_VP2	Uns32	Override the IPTI field in IntCtl register for CPU2/VP2
gicVirtualVPNum_CPU2_VP3	Uns32	Override the IPTI field in IntCtl register for CPU2/VP3
gicVirtualVPNum_CPU3_VP0	Uns32	Override the IPTI field in IntCtl register for CPU3/VP0
gicVirtualVPNum_CPU3_VP1	Uns32	Override the IPTI field in IntCtl register for CPU3/VP1
gicVirtualVPNum_CPU3_VP2	Uns32	Override the IPTI field in IntCtl register for CPU3/VP2
gicVirtualVPNum_CPU3_VP3	Uns32	Override the IPTI field in IntCtl register for CPU3/VP3
gicVirtualVPNum_CPU4_VP0	Uns32	Override the IPTI field in IntCtl register for CPU4/VP0
gicVirtualVPNum_CPU4_VP1	Uns32	Override the IPTI field in IntCtl register for CPU4/VP1
gicVirtualVPNum_CPU4_VP2	Uns32	Override the IPTI field in IntCtl register for CPU4/VP2
gicVirtualVPNum_CPU4_VP3	Uns32	Override the IPTI field in IntCtl register for CPU4/VP3
gicVirtualVPNum_CPU5_VP0	Uns32	Override the IPTI field in IntCtl register for CPU5/VP0
gicVirtualVPNum_CPU5_VP1	Uns32	Override the IPTI field in IntCtl register for CPU5/VP1
gicVirtualVPNum_CPU5_VP2	Uns32	Override the IPTI field in IntCtl register for CPU5/VP2
gicVirtualVPNum_CPU5_VP3	Uns32	Override the IPTI field in IntCtl register for CPU5/VP3
gicVirtualVPNum_CPU6_VP0	Uns32	Override the IPTI field in IntCtl register for CPU6/VP0
gicVirtualVPNum_CPU6_VP1	Uns32	Override the IPTI field in IntCtl register for CPU6/VP1

gicVirtualVPNum_CPU6_VP2	Uns32	Override the IPTI field in IntCtl register for
		CPU6/VP2
gicVirtualVPNum_CPU6_VP3	Uns32	Override the IPTI field in IntCtl register for CPU6/VP3
gicVirtualVPNum_CPU7_VP0	Uns32	Override the IPTI field in IntCtl register for CPU7/VP0
gicVirtualVPNum_CPU7_VP1	Uns32	Override the IPTI field in IntCtl register for CPU7/VP1
gicVirtualVPNum_CPU7_VP2	Uns32	Override the IPTI field in IntCtl register for CPU7/VP2
gicVirtualVPNum_CPU7_VP3	Uns32	Override the IPTI field in IntCtl register for CPU7/VP3
GCR_C0_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 0
GCR_C1_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 1
GCR_C2_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 2
GCR_C3_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 3
GCR_C4_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 4
GCR_C5_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 5
GCR_C6_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 6
GCR_C7_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 7
GCR_C8_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 8
GCR_C9_RESET_BASE	Uns32	CMP system only: GCR_CL_RESET_BASE for core 9
GCR_C0_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 0
GCR_C1_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 1
GCR_C2_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 2
GCR_C3_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 3
GCR_C4_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 4
GCR_C5_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 5
GCR_C6_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 6
GCR_C7_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 7
GCR_C8_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 8
GCR_C9_RESET_EXT_BASE	Uns32	CMP system only: GCR_CL_RESET_EXT_BASE for core 9
CPC_C0_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 0
CPC_C1_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 1
CPC_C2_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 2
CPC_C3_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 3
CPC_C4_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 4

CPC_C5_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 5
CPC_C6_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 6
CPC_C7_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 7
CPC_C8_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 8
CPC_C9_VP_EN	Uns32	CMP system only: CPC_VP_EN for core 9
EIC_OPTION	Uns32	Override the external interrupt controller
		EIC_OPTION
hasImpl17	Boolean	Enable read/write of Impl17 bit in Status register
hasImpl16	Boolean	Enable read/write of Impl16 bit in Status register
ISPRAM_SIZE	Uns32	Encoded size of the ISPRAM region
		$(\log 2(\langle ISPRAM \text{ size in bytes} \rangle) - 11)$
ISPRAM_BASE	Uns64	Starting physical address of the ISPRAM region
ISPRAM_ENABLE	Boolean	Set the enable bit of the ISPRAM region's tag (used
		to enable the ISPRAM region prior to reset)
ISPRAM_FILE	String	Load a MIPS hex file into the ISPRAM region prior
		to reset
DSPRAM_SIZE	Uns32	Encoded size of the DSPRAM region
		$(\log 2(< DSPRAM \text{ size in bytes}) - 11)$
DSPRAM_BASE	Uns64	Starting physical address of the DSPRAM region
DSPRAM_ENABLE	Boolean	Set the enable bit of the DSPRAM region's tag
		(used to enable the DSPRAM region prior to re-
		set)
DSPRAM_PRESENT	Boolean	DSPRAM is present with SAAR
USPRAM_SIZE	Uns32	Encoded size of the USPRAM region
		$(\log 2(\langle \text{USPRAM size in bytes} \rangle) - 11)$
USPRAM_BASE	Uns64	Starting physical address of the USPRAM region
USPRAM_ENABLE	Boolean	Set the enable bit of the USPRAM region's tag
		(used to enable the USPRAM region prior to re-
		set)
USPRAM_FILE	String	Load a MIPS hex file into the USPRAM region
		prior to reset
misaligned Data Exception	Enumeration	Select misaligned data access exception signaling:
		never, checkCCA or always (never, checkCCA or
		always)
commitTlbwErr	Boolean	Commit TLBWI/TLBRI on ECC; in
		MIPS_DV_MODE only

Table 8.7: Parameters that can be set in: TC

8.4 Parameter values

These are the current parameter values.

Name	Value
(Others)	
endian	none
cacheenable	default
cachedebug	0
cacheextbiuinfo	0x0
mipsHexFile	
IMPERAS_MIPS_AVP_OPCODES	F
cacheIndexBypassTLB	F
MIPS_TRACE	F

gprNames	F
supervisorMode	F
busErrors	T
fixedMMU	F
	F
fixedDbgRegSize removeDSP	F
removeCMP	F F
removeFP	
removeFTLB	F
isISA	F
hiddenTLBentries	F
perfCounters	0
ITCNumEntries	0
ITCNumFIFO	0
ITCFIFODepth	0
ITCEmptyOnReset	F
MTFPU	0
supportDenormals	F
VPE0MaxTC	0
VPE1MaxTC	0
mpuRegions	0
mpuType	0
mpuEnable	F
mpuSegment0	0
mpuSegment1	0
mpuSegment2	0
mpuSegment3	0
mpuSegment4	0
mpuSegment5	0
mpuSegment6	0
mpuSegment7	0
mpuSegment8	0
mpuSegment9	0
mpuSegment10	0
mpuSegment11	0
mpuSegment12	0
mpuSegment13	0
mpuSegment14	0
mpuSegment15	0
mvpconf0vpe	0
tcDisable	0
vpeDisable	0
mvpconf0tc	0
mvpconf0pcp	F
mvpconf0tcp	F
. r	

mvpconf1c1f	F
mvpcontrolPolicyMode	F
hasFDC	0
licenseWarningDays	15
MIPS_UHI	F
mipsUhiArgs	
mipsUhiJail	
MIPS_DV_MODE	F
MIPS_MAGIC_OPCODES	F
enableTrickbox	F
fpuexcdisable	F
TRU_PRESENT	F
ucLLwordsLocked	0
FUSA	F
CPC_FAULT_SUPPORTED	0
CPC_FAULT_ENABLE	0
	32
cop2Bits	32
cop2FileName	0
udiConfig udiFileName	0
	To the
vectoredinterrupt	F
externalinterrupt	F
config3VEIC_VPE0	F
config3VEIC_VPE1	F
config3VEIC_VPE2	F
config3VEIC_VPE3	F
rootFixedMMU	F
rootMMUSizeM1	0
srsctlHSS	0
firPS	0
firHas2008	0
usePreciseFpu	0
simulateLite	NONE
pridCompanyOptions	0
pridRevision	0
globalClusterNum	0
intctlIPTI	0
intctlIPFDC	0
intctlIPPCI	0
numWatch	0
maxVP	0
numVP	0
numVPtoStart	0
sharedTLBindex	0
xconfigSpecified	F

. + IIDEI CDIIO VDO	
intctlIPTI_CPU0_VP0	0
intctlIPTI_CPU0_VP1	0
intctlIPTI_CPU0_VP2	0
intctlIPTI_CPU0_VP3	0
intctlIPTI_CPU1_VP0	0
intctlIPTI_CPU1_VP1	0
intctlIPTI_CPU1_VP2	0
intctlIPTI_CPU1_VP3	0
intctlIPTI_CPU2_VP0	0
intctlIPTI_CPU2_VP1	0
intctlIPTI_CPU2_VP2	0
intctlIPTI_CPU2_VP3	0
intctlIPTI_CPU3_VP0	0
intctlIPTI_CPU3_VP1	0
intctlIPTI_CPU3_VP2	0
intctlIPTI_CPU3_VP3	0
intctlIPTI_CPU4_VP0	0
intctlIPTI_CPU4_VP1	0
intctlIPTI_CPU4_VP2	0
intctlIPTI_CPU4_VP3	0
intctlIPTI_CPU5_VP0	0
intctlIPTI_CPU5_VP1	0
intctlIPTI_CPU5_VP2	0
intctlIPTI_CPU5_VP3	0
intctlIPTI_CPU6_VP0	0
intctlIPTI_CPU6_VP1	0
intctlIPTI_CPU6_VP2	0
intctlIPTI_CPU6_VP3	0
intctlIPTI_CPU7_VP0	0
intctlIPTI_CPU7_VP1	0
intctlIPTI_CPU7_VP2	0
intctlIPTI_CPU7_VP3	0
intctlIPFDC_CPU0_VP0	0
intctlIPFDC_CPU0_VP1	0
intctlIPFDC_CPU0_VP2	0
intctlIPFDC_CPU0_VP3	0
intctlIPFDC_CPU1_VP0	0
intctlIPFDC_CPU1_VP1	0
intctlIPFDC_CPU1_VP2	0
intctlIPFDC_CPU1_VP3	0
intctlIPFDC_CPU2_VP0	0
intctlIPFDC_CPU2_VP1	0
intctlIPFDC_CPU2_VP2	0
intctlIPFDC_CPU2_VP3	0
intctlIPFDC_CPU3_VP0	0

intetlIPFDC_CPU3_VP2 intetlIPFDC_CPU3_VP3 intetlIPFDC_CPU4_VP0 intetlIPFDC_CPU4_VP1 intetlIPFDC_CPU4_VP1 intetlIPFDC_CPU4_VP2 intetlIPFDC_CPU4_VP3 intetlIPFDC_CPU5_VP0 intetlIPFDC_CPU5_VP0 intetlIPFDC_CPU5_VP1 intetlIPFDC_CPU5_VP2 intetlIPFDC_CPU5_VP3 intetlIPFDC_CPU5_VP3 intetlIPFDC_CPU6_VP0 intetlIPFDC_CPU6_VP0 intetlIPFDC_CPU6_VP0 intetlIPFDC_CPU6_VP1 intetlIPFDC_CPU6_VP2 intetlIPFDC_CPU6_VP3 intetlIPFDC_CPU6_VP3 intetlIPFDC_CPU7_VP0 intetlIPFDC_CPU7_VP0 intetlIPFDC_CPU7_VP1 intetlIPFDC_CPU7_VP2 intetlIPFDC_CPU7_VP2 intetlIPFDC_CPU7_VP3 intetlIPFDC_CPU7_VP3 intetlIPPC_CPU0_VP0 intetlIPPC_CPU0_VP0 intetlIPPCI_CPU0_VP1 intetlIPPCI_CPU0_VP2 intetlIPPCI_CPU0_VP3 intetlIPPCI_CPU0_VP3 intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP1 intetlIPPCI_CPU1_VP1 intetlIPPCI_CPU1_VP2 ontetlIPPCI_CPU1_VP3 intetlIPPCI_CPU1_VP3 intetlIPPCI_CPU1_VP3 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP1 intetlIPPCI_CPU3_VP1 intetlIPPCI_CPU3_VP1 intetlIPPCI_CPU3_VP2 ontetlIPPCI_CPU3_VP3 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU6_VP0 intetlIPPCI	intctlIPFDC_CPU3_VP1	
intetlIPFDC_CPU4_VP0 intetlIPFDC_CPU4_VP1 intetlIPFDC_CPU4_VP2 intetlIPFDC_CPU4_VP3 intetlIPFDC_CPU4_VP3 intetlIPFDC_CPU5_VP0 intetlIPFDC_CPU5_VP0 intetlIPFDC_CPU5_VP1 intetlIPFDC_CPU5_VP2 intetlIPFDC_CPU5_VP2 intetlIPFDC_CPU5_VP3 intetlIPFDC_CPU5_VP3 intetlIPFDC_CPU6_VP0 intetlIPFDC_CPU6_VP0 intetlIPFDC_CPU6_VP1 intetlIPFDC_CPU6_VP2 intetlIPFDC_CPU6_VP3 intetlIPFDC_CPU6_VP3 intetlIPFDC_CPU7_VP0 intetlIPFDC_CPU7_VP0 intetlIPFDC_CPU7_VP1 intetlIPFDC_CPU7_VP2 offintetlIPFDC_CPU7_VP3 intetlIPFDC_CPU7_VP3 intetlIPFDC_CPU7_VP3 intetlIPPC_CPU7_VP3 intetlIPPC_CPU7_VP3 intetlIPPC_CPU0_VP0 intetlIPPC_CPU0_VP0 intetlIPPC_CPU0_VP1 intetlIPPC_CPU1_VP0 intetlIPPC_CPU1_VP0 intetlIPPC_CPU1_VP1 intetlIPPC_CPU1_VP2 offintetlIPPC_CPU1_VP2 intetlIPPC_CPU1_VP3 intetlIPPC_CPU1_VP3 intetlIPPC_CPU1_VP3 intetlIPPC_CPU2_VP0 intetlIPPC_CPU2_VP1 intetlIPPC_CPU2_VP1 intetlIPPC_CPU2_VP2 intetlIPPC_CPU3_VP0 intetlIPPC_CPU3_VP0 intetlIPPC_CPU3_VP0 intetlIPPC_CPU3_VP0 intetlIPPC_CPU3_VP1 intetlIPPC_CPU3_VP1 intetlIPPC_CPU3_VP2 offintetlIPPC_CPU3_VP3 intetlIPPC_CPU3_VP3 intetlIPPC_C		0
intctlIPFDC_CPU4_VP1 intctlIPFDC_CPU4_VP2 intctlIPFDC_CPU4_VP3 intctlIPFDC_CPU4_VP3 intctlIPFDC_CPU5_VP0 intctlIPFDC_CPU5_VP0 intctlIPFDC_CPU5_VP1 intctlIPFDC_CPU5_VP2 intctlIPFDC_CPU5_VP2 intctlIPFDC_CPU5_VP3 intctlIPFDC_CPU5_VP3 intctlIPFDC_CPU6_VP0 intctlIPFDC_CPU6_VP0 intctlIPFDC_CPU6_VP1 intctlIPFDC_CPU6_VP2 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPFDC_CPU7_VP3 intctlIPPC_CPU0_VP0 intctlIPPC_CPU0_VP0 intctlIPPC_CPU0_VP1 intctlIPPC_CPU0_VP2 intctlIPPC_CPU1_VP2 intctlIPPC_CPU1_VP1 intctlIPPC_CPU1_VP1 intctlIPPC_CPU1_VP1 intctlIPPC_CPU1_VP1 intctlIPPC_CPU1_VP2 intctlIPPC_CPU1_VP2 intctlIPPC_CPU1_VP3 intctlIPPC_CPU1_VP3 intctlIPPC_CPU2_VP0 intctlIPPC_CPU2_VP0 intctlIPPC_CPU2_VP1 intctlIPPC_CPU2_VP1 intctlIPPC_CPU3_VP2 intctlIPPC_CPU3_VP2 intctlIPPC_CPU3_VP3 int		
intctlIPFDC_CPU4_VP2 intctlIPFDC_CPU4_VP3 intctlIPFDC_CPU5_VP0 intctlIPFDC_CPU5_VP0 intctlIPFDC_CPU5_VP1 intctlIPFDC_CPU5_VP2 intctlIPFDC_CPU5_VP2 intctlIPFDC_CPU5_VP3 intctlIPFDC_CPU5_VP3 intctlIPFDC_CPU6_VP0 intctlIPFDC_CPU6_VP0 intctlIPFDC_CPU6_VP1 intctlIPFDC_CPU6_VP2 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPPC_CPU7_VP3 intctlIPPC_CPU0_VP0 intctlIPPC_CPU0_VP0 intctlIPPC_CPU0_VP1 intctlIPPC_CPU0_VP2 intctlIPPC_CPU1_VP0 intctlIPPC_CPU1_VP0 intctlIPPC_CPU1_VP0 intctlIPPC_CPU1_VP1 intctlIPPC_CPU1_VP2 intctlIPPC_CPU1_VP3 intctlIPPC_CPU1_VP3 intctlIPPC_CPU2_VP0 intctlIPPC_CPU2_VP0 intctlIPPC_CPU2_VP1 intctlIPPC_CPU2_VP1 intctlIPPC_CPU2_VP2 intctlIPPC_CPU3_VP2 intctlIPPC_CPU3_VP2 intctlIPPC_CPU3_VP2 intctlIPPC_CPU3_VP3 intctlIPPC_CPU3_VP3 intctlIPPC_CPU3_VP3 intctlIPPC_CPU3_VP4 intctlIPPC_CPU3_VP4 intctlIPPC_CPU3_VP5 intctlIPPC_CPU3_VP6 intctlIPPC_CPU3_VP7 intct		
intctlIPFDC_CPU4_VP3 intctlIPFDC_CPU5_VP0 intctlIPFDC_CPU5_VP0 intctlIPFDC_CPU5_VP1 intctlIPFDC_CPU5_VP2 intctlIPFDC_CPU5_VP3 intctlIPFDC_CPU5_VP3 intctlIPFDC_CPU6_VP0 intctlIPFDC_CPU6_VP0 intctlIPFDC_CPU6_VP1 intctlIPFDC_CPU6_VP2 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPPC_CPU0_VP0 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP1 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP0 intctlIPPC		
intctlIPFDC_CPU5_VP0 intctlIPFDC_CPU5_VP1 intctlIPFDC_CPU5_VP2 intctlIPFDC_CPU5_VP2 intctlIPFDC_CPU5_VP3 intctlIPFDC_CPU6_VP0 intctlIPFDC_CPU6_VP0 intctlIPFDC_CPU6_VP1 intctlIPFDC_CPU6_VP2 intctlIPFDC_CPU6_VP2 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPPC_CPU0_VP0 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP1 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPC		
intctlIPFDC_CPU5_VP0 intctlIPFDC_CPU5_VP1 intctlIPFDC_CPU5_VP2 intctlIPFDC_CPU5_VP3 intctlIPFDC_CPU6_VP0 intctlIPFDC_CPU6_VP0 intctlIPFDC_CPU6_VP1 intctlIPFDC_CPU6_VP2 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPFDC_CPU7_VP3 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU6_VP0 intctlIPP		
intctlIPFDC_CPU5_VP2 intctlIPFDC_CPU5_VP3 intctlIPFDC_CPU6_VP0 intctlIPFDC_CPU6_VP0 intctlIPFDC_CPU6_VP1 intctlIPFDC_CPU6_VP1 intctlIPFDC_CPU6_VP2 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPFDC_CPU7_VP3 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP1 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU6_VP0 intctlIPP		
intctlIPFDC_CPU5_VP2 intctlIPFDC_CPU5_VP3 intctlIPFDC_CPU6_VP0 intctlIPFDC_CPU6_VP1 intctlIPFDC_CPU6_VP1 intctlIPFDC_CPU6_VP2 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPPC_CPU7_VP3 intctlIPPC_CPU0_VP0 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP1 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0		
intctlIPFDC_CPU6_VP0 intctlIPFDC_CPU6_VP1 intctlIPFDC_CPU6_VP2 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPFDC_CPU7_VP3 intctlIPPC_CPU0_VP0 intctlIPPC_CPU0_VP0 intctlIPPC_CPU0_VP1 intctlIPPC_CPU0_VP2 intctlIPPC_CPU0_VP3 intctlIPPC_CPU0_VP3 intctlIPPC_CPU1_VP0 intctlIPPC_CPU1_VP0 intctlIPPC_CPU1_VP0 intctlIPPC_CPU1_VP1 intctlIPPC_CPU1_VP2 intctlIPPC_CPU1_VP3 intctlIPPC_CPU2_VP0 intctlIPPC_CPU2_VP0 intctlIPPC_CPU2_VP0 intctlIPPC_CPU2_VP1 intctlIPPC_CPU3_VP1 intctlIPPC_CPU3_VP1 intctlIPPC_CPU3_VP1 intctlIPPC_CPU3_VP2 intctlIPPC_CPU3_VP3 intctlIPPC_CPU3_VP1 intctlIPPC_CPU3_VP1 intctlIPPC_CPU3_VP2 intctlIPPC_CPU3_VP3 intctlIPPC_CPU3		
intctIIPFDC_CPU6_VP0 intctIIPFDC_CPU6_VP1 intctIIPFDC_CPU6_VP2 intctIIPFDC_CPU6_VP3 intctIIPFDC_CPU6_VP3 intctIIPFDC_CPU7_VP0 intctIIPFDC_CPU7_VP1 intctIIPFDC_CPU7_VP2 intctIIPFDC_CPU7_VP2 intctIIPFDC_CPU7_VP3 intctIIPPC_CPU7_VP3 intctIIPPC_CPU0_VP0 intctIIPPC_CPU0_VP1 intctIIPPC_CPU0_VP2 intctIIPPC_CPU0_VP3 intctIIPPC_CPU1_VP0 intctIIPPC_CPU1_VP0 intctIIPPC_CPU1_VP1 intctIIPPC_CPU1_VP1 intctIIPPC_CPU1_VP2 intctIIPPC_CPU2_VP0 intctIIPPC_CPU2_VP0 intctIIPPC_CPU2_VP0 intctIIPPC_CPU2_VP1 intctIIPPC_CPU2_VP1 intctIIPPC_CPU3_VP1 intctIIPPC_CPU3_VP1 intctIIPPC_CPU3_VP1 intctIIPPC_CPU3_VP2 intctIIPPC_CPU3_VP3 intctIIPPC_CPU3_VP3 intctIIPPC_CPU3_VP3 intctIIPPC_CPU3_VP3 intctIIPPC_CPU3_VP3 intctIIPPC_CPU3_VP3 intctIIPPC_CPU3_VP3 intctIIPPC_CPU3_VP3 intctIIPPC_CPU3_VP3 intctIIPPC_CPU4_VP0 intctIIPPC_CPU4_VP1 intctIIPPC_CPU4_VP1 intctIIPPC_CPU4_VP3 intctIIPPC_CPU5_VP1 intctIIPPC_CPU5_VP1 intctIIPPC_CPU5_VP1 intctIIPPC_CPU5_VP2 intctIIPPC_CPU5_VP3 intctIIPPC_CPU5_VP3 intctIIPPC_CPU5_VP3 intctIIPPC_CPU5_VP3 intctIIPPC_CPU5_VP3 intctIIPPC_CPU5_VP3 intctIIPPC_CPU6_VP0		
intctlIPFDC_CPU6_VP1 intctlIPFDC_CPU6_VP2 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPPCL_CPU0_VP0 intctlIPPCL_CPU0_VP1 intctlIPPCL_CPU0_VP2 intctlIPPCL_CPU0_VP3 intctlIPPCL_CPU1_VP0 intctlIPPCL_CPU1_VP0 intctlIPPCL_CPU1_VP0 intctlIPPCL_CPU1_VP1 intctlIPPCL_CPU1_VP2 intctlIPPCL_CPU1_VP3 intctlIPPCL_CPU1_VP3 intctlIPPCL_CPU1_VP3 intctlIPPCL_CPU2_VP0 intctlIPPCL_CPU2_VP0 intctlIPPCL_CPU2_VP1 intctlIPPCL_CPU2_VP2 intctlIPPCL_CPU3_VP0 intctlIPPCL_CPU3_VP0 intctlIPPCL_CPU3_VP1 intctlIPPCL_CPU3_VP1 intctlIPPCL_CPU3_VP2 intctlIPPCL_CPU3_VP3 intctlIPPCL_CPU3_VP3 intctlIPPCL_CPU4_VP0 intctlIPPCL_CPU4_VP0 intctlIPPCL_CPU4_VP0 intctlIPPCL_CPU4_VP1 intctlIPPCL_CPU4_VP2 intctlIPPCL_CPU4_VP3 intctlIPPCL_CPU4_VP3 intctlIPPCL_CPU4_VP3 intctlIPPCL_CPU5_VP0 intctlIPPCL_CPU5_VP0 intctlIPPCL_CPU5_VP2 intctlIPPCL_CPU5_VP3 intctlIPPCL_CPU6_VP0		
intctlIPFDC_CPU6_VP2 intctlIPFDC_CPU6_VP3 intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPPCL_CPU0_VP0 intctlIPPCL_CPU0_VP0 intctlIPPCL_CPU0_VP2 intctlIPPCL_CPU0_VP2 intctlIPPCL_CPU0_VP3 intctlIPPCL_CPU1_VP0 intctlIPPCL_CPU1_VP0 intctlIPPCL_CPU1_VP1 intctlIPPCL_CPU1_VP2 intctlIPPCL_CPU1_VP3 intctlIPPCL_CPU1_VP3 intctlIPPCL_CPU1_VP3 intctlIPPCL_CPU2_VP0 intctlIPPCL_CPU2_VP0 intctlIPPCL_CPU2_VP1 intctlIPPCL_CPU2_VP2 intctlIPPCL_CPU3_VP0 intctlIPPCL_CPU3_VP0 intctlIPPCL_CPU3_VP1 intctlIPPCL_CPU3_VP1 intctlIPPCL_CPU3_VP2 intctlIPPCL_CPU3_VP3 intctlIPPCL_CPU3_VP3 intctlIPPCL_CPU4_VP0 intctlIPPCL_CPU4_VP0 intctlIPPCL_CPU4_VP1 intctlIPPCL_CPU4_VP2 intctlIPPCL_CPU4_VP3 intctlIPPCL_CPU4_VP3 intctlIPPCL_CPU4_VP3 intctlIPPCL_CPU4_VP3 intctlIPPCL_CPU5_VP0 intctlIPPCL_CPU5_VP0 intctlIPPCL_CPU5_VP2 intctlIPPCL_CPU5_VP3 intctlIPPCL_CPU6_VP0		
intctIIPFDC_CPU6_VP3 intctIIPFDC_CPU7_VP0 intctIIPFDC_CPU7_VP1 intctIIPFDC_CPU7_VP2 intctIIPFDC_CPU7_VP2 intctIIPFDC_CPU7_VP3 intctIIPPCI_CPU0_VP0 intctIIPPCI_CPU0_VP1 intctIIPPCI_CPU0_VP2 intctIIPPCI_CPU0_VP3 intctIIPPCI_CPU1_VP0 intctIIPPCI_CPU1_VP0 intctIIPPCI_CPU1_VP1 intctIIPPCI_CPU1_VP2 intctIIPPCI_CPU1_VP2 intctIIPPCI_CPU1_VP3 intctIIPPCI_CPU2_VP0 intctIIPPCI_CPU2_VP0 intctIIPPCI_CPU2_VP1 intctIIPPCI_CPU2_VP2 intctIIPPCI_CPU3_VP0 intctIIPPCI_CPU3_VP0 intctIIPPCI_CPU3_VP1 intctIIPPCI_CPU3_VP1 intctIIPPCI_CPU3_VP2 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU3_VP3 intctIIPPCI_CPU4_VP0 intctIIPPCI_CPU4_VP0 intctIIPPCI_CPU4_VP1 intctIIPPCI_CPU4_VP2 intctIIPPCI_CPU4_VP3 intctIIPPCI_CPU4_VP3 intctIIPPCI_CPU5_VP0 intctIIPPCI_CPU5_VP1 intctIIPPCI_CPU5_VP2 intctIIPPCI_CPU5_VP2 intctIIPPCI_CPU5_VP3 intctIIPPCI_CPU6_VP0		0
intctlIPFDC_CPU7_VP0 intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP1 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0		
intctlIPFDC_CPU7_VP1 intctlIPFDC_CPU7_VP2 intctlIPFDC_CPU7_VP3 intctlIPPCI_CPU0_VP0 intctlIPPCI_CPU0_VP1 intctlIPPCI_CPU0_VP1 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU6_VP0		
intetlIPFDC_CPU7_VP2 intetlIPFDC_CPU7_VP3 intetlIPPCI_CPU0_VP0 intetlIPPCI_CPU0_VP1 intetlIPPCI_CPU0_VP2 intetlIPPCI_CPU0_VP3 intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP1 intetlIPPCI_CPU1_VP2 intetlIPPCI_CPU1_VP3 intetlIPPCI_CPU1_VP3 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP1 intetlIPPCI_CPU2_VP2 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP1 intetlIPPCI_CPU3_VP1 intetlIPPCI_CPU3_VP2 intetlIPPCI_CPU3_VP2 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP1 intetlIPPCI_CPU4_VP2 intetlIPPCI_CPU4_VP3 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP1 intetlIPPCI_CPU5_VP2 intetlIPPCI_CPU5_VP2 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU6_VP0		0
intetlIPFDC_CPU7_VP3 intetlIPPCI_CPU0_VP0 intetlIPPCI_CPU0_VP1 intetlIPPCI_CPU0_VP2 intetlIPPCI_CPU0_VP3 intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP1 intetlIPPCI_CPU1_VP2 intetlIPPCI_CPU1_VP3 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP1 intetlIPPCI_CPU2_VP2 intetlIPPCI_CPU2_VP3 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP1 intetlIPPCI_CPU3_VP2 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP1 intetlIPPCI_CPU4_VP2 intetlIPPCI_CPU4_VP3 intetlIPPCI_CPU4_VP3 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP2 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU6_VP0		0
intetlIPPCI_CPU0_VP0 intetlIPPCI_CPU0_VP2 intetlIPPCI_CPU0_VP3 intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP0 intetlIPPCI_CPU1_VP1 intetlIPPCI_CPU1_VP2 intetlIPPCI_CPU1_VP3 intetlIPPCI_CPU1_VP3 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP0 intetlIPPCI_CPU2_VP1 intetlIPPCI_CPU2_VP2 intetlIPPCI_CPU2_VP3 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP0 intetlIPPCI_CPU3_VP1 intetlIPPCI_CPU3_VP2 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU3_VP3 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP0 intetlIPPCI_CPU4_VP1 intetlIPPCI_CPU4_VP2 intetlIPPCI_CPU4_VP3 intetlIPPCI_CPU4_VP3 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP0 intetlIPPCI_CPU5_VP1 intetlIPPCI_CPU5_VP2 intetlIPPCI_CPU5_VP2 intetlIPPCI_CPU5_VP3 intetlIPPCI_CPU6_VP0	intctlIPFDC_CPU7_VP2	0
intctlIPPCI_CPU0_VP1 intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU2_VP3 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU6_VP0		0
intctlIPPCI_CPU0_VP2 intctlIPPCI_CPU0_VP3 intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU2_VP3 intctlIPPCI_CPU2_VP3 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU6_VP0	intctlIPPCI_CPU0_VP0	0
intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP2 intctlIPPCI_CPU2_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP3	intctlIPPCI_CPU0_VP1	0
intctlIPPCI_CPU1_VP0 intctlIPPCI_CPU1_VP1 intctlIPPCI_CPU1_VP2 intctlIPPCI_CPU1_VP3 intctlIPPCI_CPU2_VP0 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP1 intctlIPPCI_CPU2_VP3 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP0 intctlIPPCI_CPU3_VP1 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP2 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU3_VP3 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP0 intctlIPPCI_CPU4_VP1 intctlIPPCI_CPU4_VP2 intctlIPPCI_CPU4_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP1 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP2 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP0 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP3 intctlIPPCI_CPU5_VP0 intcTlIPP	intctlIPPCI_CPU0_VP2	0
intctlIPPCI_CPU1_VP2 0 intctlIPPCI_CPU1_VP3 0 intctlIPPCI_CPU2_VP0 0 intctlIPPCI_CPU2_VP1 0 intctlIPPCI_CPU2_VP2 0 intctlIPPCI_CPU2_VP3 0 intctlIPPCI_CPU3_VP0 0 intctlIPPCI_CPU3_VP1 0 intctlIPPCI_CPU3_VP2 0 intctlIPPCI_CPU3_VP3 0 intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU5_VP0 0	intctlIPPCI_CPU0_VP3	0
intctlIPPCI_CPU1_VP3 0 intctlIPPCI_CPU1_VP3 0 intctlIPPCI_CPU2_VP0 0 intctlIPPCI_CPU2_VP1 0 intctlIPPCI_CPU2_VP2 0 intctlIPPCI_CPU2_VP3 0 intctlIPPCI_CPU3_VP0 0 intctlIPPCI_CPU3_VP1 0 intctlIPPCI_CPU3_VP3 0 intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU5_VP0 0	intctlIPPCI_CPU1_VP0	0
intctlIPPCI_CPU1_VP3 0 intctlIPPCI_CPU2_VP0 0 intctlIPPCI_CPU2_VP1 0 intctlIPPCI_CPU2_VP2 0 intctlIPPCI_CPU2_VP3 0 intctlIPPCI_CPU3_VP0 0 intctlIPPCI_CPU3_VP1 0 intctlIPPCI_CPU3_VP2 0 intctlIPPCI_CPU3_VP3 0 intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0	intctlIPPCI_CPU1_VP1	0
intctlIPPCI_CPU2_VP1 0 intctlIPPCI_CPU2_VP1 0 intctlIPPCI_CPU2_VP2 0 intctlIPPCI_CPU2_VP3 0 intctlIPPCI_CPU3_VP0 0 intctlIPPCI_CPU3_VP1 0 intctlIPPCI_CPU3_VP2 0 intctlIPPCI_CPU3_VP3 0 intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU5_VP0 0	intctlIPPCI_CPU1_VP2	0
intctlIPPCI_CPU2_VP2 0 intctlIPPCI_CPU2_VP2 0 intctlIPPCI_CPU2_VP3 0 intctlIPPCI_CPU3_VP0 0 intctlIPPCI_CPU3_VP1 0 intctlIPPCI_CPU3_VP2 0 intctlIPPCI_CPU3_VP3 0 intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU5_VP0 0	intctlIPPCI_CPU1_VP3	0
intctlIPPCI_CPU2_VP3 0 intctlIPPCI_CPU3_VP0 0 intctlIPPCI_CPU3_VP1 0 intctlIPPCI_CPU3_VP2 0 intctlIPPCI_CPU3_VP3 0 intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU5_VP0 0	intctlIPPCI_CPU2_VP0	0
intctlIPPCI_CPU2_VP3 0 intctlIPPCI_CPU3_VP0 0 intctlIPPCI_CPU3_VP1 0 intctlIPPCI_CPU3_VP2 0 intctlIPPCI_CPU3_VP3 0 intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU5_VP0 0	intctlIPPCI_CPU2_VP1	0
intctlIPPCI_CPU3_VP0 0 intctlIPPCI_CPU3_VP1 0 intctlIPPCI_CPU3_VP2 0 intctlIPPCI_CPU3_VP3 0 intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0	intctlIPPCI_CPU2_VP2	0
intctlIPPCI_CPU3_VP1 0 intctlIPPCI_CPU3_VP2 0 intctlIPPCI_CPU3_VP3 0 intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU5_VP0 0		0
intctlIPPCI_CPU3_VP2 0 intctlIPPCI_CPU3_VP3 0 intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU5_VP0 0	intctlIPPCI_CPU3_VP0	0
intctlIPPCI_CPU3_VP3 0 intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0	intctlIPPCI_CPU3_VP1	0
intctlIPPCI_CPU4_VP0 0 intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0	intctlIPPCI_CPU3_VP2	0
intctlIPPCI_CPU4_VP1 0 intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0	intctlIPPCI_CPU3_VP3	0
intctlIPPCI_CPU4_VP2 0 intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0	intctlIPPCI_CPU4_VP0	0
intctlIPPCI_CPU4_VP3 0 intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0	intctlIPPCI_CPU4_VP1	0
intctlIPPCI_CPU5_VP0 0 intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0	intctlIPPCI_CPU4_VP2	0
intctlIPPCI_CPU5_VP1 0 intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0	intctlIPPCI_CPU4_VP3	0
intctlIPPCI_CPU5_VP2 0 intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0	intctlIPPCI_CPU5_VP0	0
intctlIPPCI_CPU5_VP3 0 intctlIPPCI_CPU6_VP0 0	intctlIPPCI_CPU5_VP1	0
intctlIPPCI_CPU6_VP0 0	intctlIPPCI_CPU5_VP2	0
intctlIPPCI_CPU6_VP0 0	intctlIPPCI_CPU5_VP3	0
intctlIPPCI_CPU6_VP1 0		0
	intctlIPPCI_CPU6_VP1	0

intctIIPPCI_CPU6_VP3 0 intctIIPPCI_CPU7_VP0 0 intctIIPPCI_CPU7_VP1 0 intctIIPPCI_CPU7_VP2 0 intctIIPPCI_CPU7_VP3 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg3PA 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg5AM 0 segcfg5EU 0 segcfg2EU 0 segcfg3EU 0 segcfg3EU 0 segcfg2EU 0 segcfg2C 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBM 0 configBO F configMU F configMM F configBCP F </th <th>intctlIPPCI_CPU6_VP2</th> <th>0</th>	intctlIPPCI_CPU6_VP2	0
intctlIPPCI_CPUT_VP1 0 intctlIPPCI_CPUT_VP1 0 intctlIPPCI_CPUT_VP2 0 intctlIPPCI_CPUT_VP3 0 segcfgDPA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5AM 0 segcfg2AM 0 segcfg3AM 0 segcfg3AM 0 segcfgDEU 0 segcfg1EU 0 segcfg3EU 0 segcfg3EU 0 segcfg5EU 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBM 0 configKU 0 configMDU F configMM F configBCP F		
intctlIPPCLCPU7_VP2 0 intctlIPPCLCPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0 segcfg1EU 0 segcfg3EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 cdmmSize 0 configBM 0 configBW 0 configKU 0 configMDU F configMM F configBCP F		
intctlIPPCLCPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0 segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBN 0 configK0 0 configK23 0 configMM F configBBCP F		
intctlIPPCLCPU7_VP3 0 segcfg0PA 0 segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0 segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg1C 0 segcfg2C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBN 0 configK0 0 configK23 0 configMDU F configMM F configBCP F		
segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg0AM 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0 segcfg0EU 0 segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg4EU 0 segcfg4EU 0 segcfg1C 0 segcfg1C 0 segcfg2C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBN 0 configK0 0 configMN F configMM F configBCP F		
segcfg1PA 0 segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg5AM 0 segcfg0EU 0 segcfg1EU 0 segcfg3EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBN 0 configKU 0 configK0 0 configMDU F configMM F configBSB F configBCP F		
segcfg2PA 0 segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg5AM 0 segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg4EU 0 segcfg1C 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBN 0 configK0 0 configK23 0 configMDU F configMM F configBCP F		
segcfg3PA 0 segcfg4PA 0 segcfg5PA 0 segcfg0AM 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg5AM 0 segcfg0EU 0 segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg4EU 0 segcfg1C 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBN 0 configK0 0 configK0 0 configMDU F configMM F configBCP F		
segcfg5PA 0 segcfg0AM 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg5AM 0 segcfg0EU 0 segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg1C 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBM 0 configK0 0 configK0 0 configK0 0 configMDU F configMM F configBCP F		
segcfg5PA 0 segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0 segcfg5AM 0 segcfg0EU 0 segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg1C 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBN 0 configK0 0 configK0 0 configK0 0 configMDU F configMM F configBCP F	= =	0
segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0 segcfg5AM 0 segcfg0EU 0 segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 cdmmSize 0 configAR 0 configBW 0 configKO 0 configKU 0 configMDU F configMM F configMT 0 configBCP F	0	0
segcfg1AM 0 segcfg2AM 0 segcfg3AM 0 segcfg4AM 0 segcfg5AM 0 segcfg0EU 0 segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBW 0 configKO 0 configKU 0 configMDU F configMM F configMT 0 configBCP F		
segcfg2AM 0 segcfg3AM 0 segcfg4AM 0 segcfg5AM 0 segcfg0EU 0 segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 cdmmSize 0 configAR 0 configBM 0 configBK0 0 configK0 0 configK0 0 configMDU F configMM F configMT 0 configBCP F		
segcfg3AM 0 segcfg4AM 0 segcfg5AM 0 segcfg0EU 0 segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBM 0 configK0 0 configK0 0 configKU 0 configMDU F configMM F configMT 0 configBCP F		
segcfg4AM 0 segcfg5AM 0 segcfg0EU 0 segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBM 0 configBW 0 configK0 0 configK0 0 configMDU F configMM F configMT 0 configBCP F		
segcfg5AM 0 segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg3EU 0 segcfg4EU 0 segcfg0C 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 cdmmSize 0 configAR 0 configBM 0 configBV F configK0 0 configK0 0 configK0 0 configMDU F configMM F configSB F configBCP F	= =	
segcfg0EU 0 segcfg1EU 0 segcfg2EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 cdmmSize 0 configAR 0 configBM 0 configBSP F configK0 0 configK0 0 configMDU F configMM F configSB F configBCP F		
segcfg1EU 0 segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg0C 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBN 0 configISP F configK0 0 configK23 0 configMDU F configMM F configSB F configBCP F		
segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg0C 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBR F configK0 0 configKU 0 configMDU F configMM F configMT 0 configSB F configBCP F		
segcfg3EU 0 segcfg4EU 0 segcfg5EU 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 cdmmSize 0 configAR 0 configBM 0 configISP F configK0 0 configK23 0 configMDU F configMM F configSB F configSB F configBCP F		
segcfg4EU 0 segcfg5EU 0 segcfg0C 0 segcfg1C 0 segcfg2C 0 segcfg4C 0 segcfg5C 0 cdmmSize 0 configAR 0 configBM 0 configBSP F configK0 0 configKU 0 configMDU F configMM F configSB F configSB F configBCP F		
segcfg5EU 0 segcfg0C 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 cdmmSize 0 configAR 0 configBM 0 configBSP F configK0 0 configKU 0 configMDU F configMM F configMT 0 configSB F configBCP F	0	
segcfg0C 0 segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configBSP F configK0 0 configKU 0 configMDU F configMM F configSB F configBCP F	0 0	
segcfg1C 0 segcfg2C 0 segcfg3C 0 segcfg4C 0 cdmmSize 0 configAR 0 configBM 0 configDSP F configK0 0 configKU 0 configMDU F configMM F configSB F configBCP F		
segcfg2C 0 segcfg3C 0 segcfg4C 0 segcfg5C 0 configAR 0 configBM 0 configDSP F configISP F configKU 0 configK23 0 configMDU F configMM F configSB F configBCP F		
segcfg3C 0 segcfg4C 0 segcfg5C 0 cdmmSize 0 configAR 0 configBM 0 configDSP F configK0 0 configKU 0 configK23 0 configMDU F configMM F configSB F configBCP F	9 9	0
segcfg4C 0 segcfg5C 0 cdmmSize 0 configAR 0 configBM 0 configDSP F configISP F configK0 0 configKU 0 configMU F configMDU F configMT 0 configSB F configBCP F		0
segcfg5C 0 cdmmSize 0 configAR 0 configBM 0 configDSP F configISP F configKU 0 configK23 0 configMDU F configMM F configSB F configBCP F	0	0
cdmmSize 0 configAR 0 configBM 0 configDSP F configISP F configK0 0 configKU 0 configK23 0 configMDU F configMM F configSB F configBCP F		0
configBM 0 configDSP F configISP F configK0 0 configKU 0 configK23 0 configMDU F configMM F configMT 0 configSB F configBCP F		0
configBM 0 configDSP F configISP F configK0 0 configKU 0 configK23 0 configMDU F configMM F configMT 0 configSB F configBCP F	configAR	0
configDSP F configISP F configK0 0 configKU 0 configK23 0 configMDU F configMM F configMT 0 configSB F configBCP F		0
configISP F configK0 0 configKU 0 configK23 0 configMDU F configMM F configMT 0 configSB F configBCP F		F
configKU 0 configK23 0 configMDU F configMM F configMT 0 configSB F configBCP F		F
configKU 0 configK23 0 configMDU F configMM F configMT 0 configSB F configBCP F	9	0
configK23 0 configMDU F configMM F configMT 0 configSB F configBCP F		0
configMDU F configMM F configMT 0 configSB F configBCP F)	
configMMFconfigMT0configSBFconfigBCPF		
configMT 0 configSB F configBCP F		F
configSB F configBCP F	0	0
configBCP F	<u> </u>	
)	F
config1DA 0		

confortDI	0
config1DL	0
config1DS	0
config1EP	F
config1IA	0
config1IL	0
config1IS	0
config1MMUSizeM1	0
config1MMUSizeM1_VPE1	0
config1MMUSizeM1_VPE2	0
config1MMUSizeM1_VPE3	0
config1WR	F
config1PC	F
config1C2	F
config2SU	0
config2SS	0
config2SL	0
config2SA	0
config3BI	F
config3BP	F
config3CDMM	F
config3CTXTC	F
config3DSPP	F
config3DSP2P	F
config3IPLW	0
config3ISA	0
config3ISAOnExc	F
config3ITL	F
config3LPA	F
config3MCU	F
config3MMAR	0
config3RXI	F
config3SC	F
config3ULRI	F
config3VZ	F
config3MSAP	F
config3CMGCR	F
config3SP	F
config3TL	0
config3PW	F
config4AE	F
config4IE	0
config4MMUConfig	0
config4MMUExtDef	0
config4VTLBSizeExt	0
config4KScrExist	0

	I
config5EVA	F
config5LLB	F
config5MRP	F
config5NFExists	F
mips32Macro	F
config5MSAEn	F
config5MVH	F
config5DEC	F
config5GI	0
config5CRCP	F
config5VP	F
config6FTLBEn	F
config7AR	F
config7DCIDX_MODE	0
config7HCI	F
config7IAR	F
config7WII	F
config7ES	0
config7WR	F
config7FPR	F
config7USP	0
config7BTLM	F
config7BusSlp	F
config7IVAD	F
config7RPS	F
config7IAR_CPU0_VPE0	F
config7IAR_CPU0_VPE1	F
config7IAR_CPU0_VPE2	F
config7IAR_CPU0_VPE3	F
config7IAR_CPU1_VPE0	F
config7IAR_CPU1_VPE1	F
config7IAR_CPU1_VPE2	F
config7IAR_CPU1_VPE3	F
config7IAR_CPU2_VPE0	F
config7IAR_CPU2_VPE1	F
config7IAR_CPU2_VPE2	F
config7IAR_CPU2_VPE3	F
config7IAR_CPU3_VPE0	F
config7IAR_CPU3_VPE1	F
config7IAR_CPU3_VPE2	F
config7IAR_CPU3_VPE3	F
config7IAR_CPU4_VPE0	F
config7IAR_CPU4_VPE1	F
config7IAR_CPU4_VPE2	F
config7IAR_CPU4_VPE3	F
Comig(11110_C1 C4_V1 E0	1

config7IAR_CPU5_VPE0	F
config7IAR_CPU5_VPE1	F
config7IAR_CPU5_VPE2	F
config7IAR_CPU5_VPE3	F
config7IAR_CPU6_VPE0	F
config7IAR_CPU6_VPE1	F
config7IAR_CPU6_VPE2	F
config7IAR_CPU6_VPE3	F
config7IAR_CPU7_VPE0	F
config7IAR_CPU7_VPE1	F
config7IAR_CPU7_VPE2	F
config7IAR_CPU7_VPE3	F
config7IVAD_CPU0_VPE0	F
config7IVAD_CPU0_VPE1	F
config7IVAD_CPU0_VPE2	F
config7IVAD_CPU0_VPE3	F
config7IVAD_CPU1_VPE0	F
config7IVAD_CPU1_VPE1	F
config7IVAD_CPU1_VPE2	F
config7IVAD_CPU1_VPE3	F
config7IVAD_CPU2_VPE0	F
config7IVAD_CPU2_VPE1	F
config7IVAD_CPU2_VPE2	F
config7IVAD_CPU2_VPE3	F
config7IVAD_CPU3_VPE0	F
config7IVAD_CPU3_VPE1	F
config7IVAD_CPU3_VPE2	F
config7IVAD_CPU3_VPE3	F
config7IVAD_CPU4_VPE0	F
config7IVAD_CPU4_VPE1	F
config7IVAD_CPU4_VPE2	F
config7IVAD_CPU4_VPE3	F
config7IVAD_CPU5_VPE0	F
config7IVAD_CPU5_VPE1	F
config7IVAD_CPU5_VPE2	F
config7IVAD_CPU5_VPE3	F
config7IVAD_CPU6_VPE0	F
config7IVAD_CPU6_VPE1	F
config7IVAD_CPU6_VPE2	F
config7IVAD_CPU6_VPE3	F
config7IVAD_CPU7_VPE0	F
config7IVAD_CPU7_VPE1	F
config7IVAD_CPU7_VPE2	F
config7IVAD_CPU7_VPE3	F
config7RPS_CPU0_VPE0	F
000,101 0.01 00.,11 0.0	<u> </u>

config7RPS_CPU0_VPE3 F config7RPS_CPU1_VPE0 F config7RPS_CPU1_VPE1 F config7RPS_CPU1_VPE2 F config7RPS_CPU1_VPE3 F config7RPS_CPU1_VPE3 F config7RPS_CPU2_VPE0 F config7RPS_CPU2_VPE1 F config7RPS_CPU2_VPE2 F config7RPS_CPU2_VPE3 F config7RPS_CPU2_VPE3 F config7RPS_CPU3_VPE0 F config7RPS_CPU3_VPE1 F config7RPS_CPU3_VPE1 F config7RPS_CPU3_VPE3 F config7RPS_CPU3_VPE3 F config7RPS_CPU4_VPE0 F config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE2 F	config7RPS_CPU0_VPE1	F
config7RPS_CPU0_VPE3 F config7RPS_CPU1_VPE0 F config7RPS_CPU1_VPE1 F config7RPS_CPU1_VPE2 F config7RPS_CPU1_VPE3 F config7RPS_CPU2_VPE0 F config7RPS_CPU2_VPE1 F config7RPS_CPU2_VPE2 F config7RPS_CPU2_VPE3 F config7RPS_CPU2_VPE3 F config7RPS_CPU3_VPE0 F config7RPS_CPU3_VPE1 F config7RPS_CPU3_VPE2 F config7RPS_CPU3_VPE3 F config7RPS_CPU3_VPE3 F config7RPS_CPU4_VPE0 F config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE3 F config7RPS_CPU7_VPE3 F config7RPS_CPU7_VPE3 F	_	
config7RPS_CPU1_VPE1 F config7RPS_CPU1_VPE1 F config7RPS_CPU1_VPE2 F config7RPS_CPU1_VPE3 F config7RPS_CPU2_VPE0 F config7RPS_CPU2_VPE1 F config7RPS_CPU2_VPE2 F config7RPS_CPU3_VPE3 F config7RPS_CPU3_VPE0 F config7RPS_CPU3_VPE1 F config7RPS_CPU3_VPE2 F config7RPS_CPU3_VPE3 F config7RPS_CPU3_VPE3 F config7RPS_CPU3_VPE3 F config7RPS_CPU4_VPE0 F config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE3 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE2 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE3 F config7RPS_CPU7_VPE3 F config7RPS_CPU7_VPE3 F config7RPS_CPU7_VPE3 F		
config7RPS_CPU1_VPE1 F config7RPS_CPU1_VPE2 F config7RPS_CPU1_VPE3 F config7RPS_CPU2_VPE0 F config7RPS_CPU2_VPE1 F config7RPS_CPU2_VPE2 F config7RPS_CPU2_VPE3 F config7RPS_CPU3_VPE0 F config7RPS_CPU3_VPE1 F config7RPS_CPU3_VPE2 F config7RPS_CPU3_VPE3 F config7RPS_CPU3_VPE3 F config7RPS_CPU3_VPE3 F config7RPS_CPU4_VPE0 F config7RPS_CPU4_VPE1 F config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE3 F config7RPS_CPU7_VPE3 F config7RPS_CPU7_VPE3 F config7RPS_CPU7_VPE3 F		
config7RPS.CPU1.VPE3 F config7RPS.CPU1.VPE3 F config7RPS.CPU2.VPE0 F config7RPS.CPU2.VPE1 F config7RPS.CPU2.VPE3 F config7RPS.CPU3.VPE0 F config7RPS.CPU3.VPE0 F config7RPS.CPU3.VPE1 F config7RPS.CPU3.VPE2 F config7RPS.CPU3.VPE3 F config7RPS.CPU4.VPE0 F config7RPS.CPU4.VPE0 F config7RPS.CPU4.VPE3 F config7RPS.CPU5.VPE0 F config7RPS.CPU5.VPE1 F config7RPS.CPU5.VPE2 F config7RPS.CPU5.VPE3 F config7RPS.CPU6.VPE0 F config7RPS.CPU6.VPE2 F config7RPS.CPU6.VPE3 F config7RPS.CPU7.VPE0 F config7RPS.CPU7.VPE1 F config7RPS.CPU7.VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SR		
config7RPS.CPU1.VPE3 F config7RPS.CPU2.VPE0 F config7RPS.CPU2.VPE1 F config7RPS.CPU2.VPE2 F config7RPS.CPU2.VPE3 F config7RPS.CPU3.VPE0 F config7RPS.CPU3.VPE1 F config7RPS.CPU3.VPE2 F config7RPS.CPU3.VPE3 F config7RPS.CPU4.VPE0 F config7RPS.CPU4.VPE0 F config7RPS.CPU4.VPE2 F config7RPS.CPU4.VPE3 F config7RPS.CPU5.VPE0 F config7RPS.CPU5.VPE1 F config7RPS.CPU5.VPE3 F config7RPS.CPU6.VPE0 F config7RPS.CPU6.VPE1 F config7RPS.CPU6.VPE3 F config7RPS.CPU7.VPE0 F config7RPS.CPU7.VPE1 F config7RPS.CPU7.VPE2 F config7RPS.CPU7.VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SR		
config7RPS_CPU2_VPE0 F config7RPS_CPU2_VPE1 F config7RPS_CPU2_VPE2 F config7RPS_CPU3_VPE3 F config7RPS_CPU3_VPE0 F config7RPS_CPU3_VPE1 F config7RPS_CPU3_VPE2 F config7RPS_CPU3_VPE3 F config7RPS_CPU4_VPE0 F config7RPS_CPU4_VPE1 F config7RPS_CPU4_VPE3 F config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE1 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE2 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SR		
config7RPS_CPU2_VPE1 F config7RPS_CPU2_VPE2 F config7RPS_CPU3_VPE0 F config7RPS_CPU3_VPE1 F config7RPS_CPU3_VPE2 F config7RPS_CPU3_VPE2 F config7RPS_CPU3_VPE2 F config7RPS_CPU4_VPE3 F config7RPS_CPU4_VPE1 F config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE1 F config7RPS_CPU5_VPE2 F config7RPS_CPU5_VPE3 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 swiredLimit 0 wiredLimitBits		
config7RPS_CPU2_VPE3 F config7RPS_CPU3_VPE0 F config7RPS_CPU3_VPE1 F config7RPS_CPU3_VPE2 F config7RPS_CPU3_VPE3 F config7RPS_CPU3_VPE3 F config7RPS_CPU4_VPE0 F config7RPS_CPU4_VPE1 F config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE1 F config7RPS_CPU5_VPE2 F config7RPS_CPU5_VPE3 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE3 F statusFR F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F </td <td></td> <td></td>		
config7RPS_CPU2_VPE3 F config7RPS_CPU3_VPE0 F config7RPS_CPU3_VPE1 F config7RPS_CPU3_VPE3 F config7RPS_CPU4_VPE0 F config7RPS_CPU4_VPE0 F config7RPS_CPU4_VPE1 F config7RPS_CPU4_VPE2 F config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE1 F config7RPS_CPU5_VPE3 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE3 F statusFR F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F </td <td></td> <td></td>		
config7RPS_CPU3_VPE0 F config7RPS_CPU3_VPE1 F config7RPS_CPU3_VPE2 F config7RPS_CPU3_VPE3 F config7RPS_CPU4_VPE0 F config7RPS_CPU4_VPE1 F config7RPS_CPU4_VPE2 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE1 F config7RPS_CPU5_VPE2 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F		
config7RPS_CPU3_VPE1 F config7RPS_CPU3_VPE2 F config7RPS_CPU3_VPE3 F config7RPS_CPU4_VPE0 F config7RPS_CPU4_VPE1 F config7RPS_CPU4_VPE2 F config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE1 F config7RPS_CPU5_VPE2 F config7RPS_CPU5_VPE3 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F <		
config7RPS_CPU3_VPE3 F config7RPS_CPU4_VPE0 F config7RPS_CPU4_VPE1 F config7RPS_CPU4_VPE1 F config7RPS_CPU4_VPE2 F config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE1 F config7RPS_CPU5_VPE2 F config7RPS_CPU5_VPE3 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F <	0	
config7RPS_CPU3_VPE3 F config7RPS_CPU4_VPE0 F config7RPS_CPU4_VPE1 F config7RPS_CPU4_VPE2 F config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE1 F config7RPS_CPU5_VPE2 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE2 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F mumMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1		
config7RPS_CPU4_VPE0 F config7RPS_CPU4_VPE1 F config7RPS_CPU4_VPE2 F config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE1 F config7RPS_CPU5_VPE2 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
config7RPS_CPU4_VPE1 F config7RPS_CPU4_VPE2 F config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE1 F config7RPS_CPU5_VPE2 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE2 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T	0	
config7RPS_CPU4_VPE3 F config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE1 F config7RPS_CPU5_VPE2 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE2 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T	0	
config7RPS_CPU4_VPE3 F config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE1 F config7RPS_CPU5_VPE2 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE2 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
config7RPS_CPU5_VPE0 F config7RPS_CPU5_VPE1 F config7RPS_CPU5_VPE2 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE2 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
config7RPS_CPU5_VPE1 F config7RPS_CPU5_VPE2 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE2 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
config7RPS_CPU5_VPE3 F config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE2 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
config7RPS_CPU5_VPE3 F config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE2 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
config7RPS_CPU6_VPE0 F config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE2 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
config7RPS_CPU6_VPE1 F config7RPS_CPU6_VPE2 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
config7RPS_CPU6_VPE3 F config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
config7RPS_CPU6_VPE3 F config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T	_	
config7RPS_CPU7_VPE0 F config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
config7RPS_CPU7_VPE1 F config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
config7RPS_CPU7_VPE2 F config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
config7RPS_CPU7_VPE3 F statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
statusFR F fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
fcsrABS2008 F fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
fcsrNAN2008 F numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
numMaarRegs 6 srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
srsconf0SRS1 0 srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredLimitBits 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
srsconf0SRS2 0 srsconf0SRS3 0 wiredLimit 0 wiredLimitBits 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T	_	
srsconf0SRS3 0 wiredLimit 0 wiredLimitBits 0 wiredWiredBits 0 cdmmBaseCI F parityEnable 1 useMpTb T		
wiredLimit0wiredLimitBits0wiredWiredBits0cdmmBaseCIFparityEnable1useMpTbT		_
wiredLimitBits0wiredWiredBits0cdmmBaseCIFparityEnable1useMpTbT		
wiredWiredBits0cdmmBaseCIFparityEnable1useMpTbT		
cdmmBaseCI F parityEnable 1 useMpTb T		
parityEnable 1 useMpTb T		
useMpTb T		
I .		
140000000000000000000000000000000000000	ExceptionBase	0

UseExceptionBase	F
firstBEVExceptionBaseMaskBit	20
EVAReset	F
ExceptionBaseMask	0
ExceptionBasePA	0
l1BufferCache	F
GCU_EX	F
GIC_EX	F
CPC_EX	F
TIMER_ROUTABLE	F
SWINT_ROUTABLE	F
PERFCNT_ROUTABLE	F
FDC_ROUTABLE	F
GCR_PCORES	0
GCR_ADDR_REGIONS	0
GCR_NUMAUX	0
GCR_BASE	0
GCR_MINOR_REV	0
GCR_MAJOR_REV	0
GCR_CACHE_MINOR_REV	0
GCR_CACHE_MAJOR_REV	0
GCR_L2_ASSOC	0
GCR_L2_SET_SIZE	0
GCR_SYS_CONFIG2_MAX_VP_WIDTH	0
GCR_IOCU1_MINOR_REV	0
GCR_IOCU1_MAJOR_REV	0
GIC_NUMINTERRUPTS	0
GIC_COUNTBITS	0
GIC_MINOR_REV	0
GIC_MAJOR_REV	0
GIC_NUM_TEAMS	7
GIC_TRIG_RESET	0
GIC_PVPES	0
CPC_MICROSTEP	0
CPC_RAILDELAY	0
CPC_RESETLEN	0
CPC_MINOR_REV	0
CPC_MAJOR_REV	0
GIC_SH_GID_CONFIG31_0	0
GIC_SH_GID_CONFIG63_32	0
GIC_SH_GID_CONFIG95_64	0
GIC_SH_GID_CONFIG127_96	0
GIC_SH_GID_CONFIG159_128	0
GIC_SH_GID_CONFIG191_160	0
GIC_SH_GID_CONFIG223_192	0

GIC_SH_GID_CONFIG255_224	0
gicVirtualVPNum_CPU0_VP0	0
gicVirtualVPNum_CPU0_VP1	0
gicVirtualVPNum_CPU0_VP2	0
gicVirtualVPNum_CPU0_VP3	0
gicVirtualVPNum_CPU1_VP0	0
gicVirtualVPNum_CPU1_VP1	0
gicVirtualVPNum_CPU1_VP2	0
gicVirtualVPNum_CPU1_VP3	0
gicVirtualVPNum_CPU2_VP0	0
gicVirtualVPNum_CPU2_VP1	0
gicVirtualVPNum_CPU2_VP2	0
gicVirtualVPNum_CPU2_VP3	0
gicVirtualVPNum_CPU3_VP0	0
gicVirtualVPNum_CPU3_VP1	0
gicVirtualVPNum_CPU3_VP2	0
gicVirtualVPNum_CPU3_VP3	0
gicVirtualVPNum_CPU4_VP0	0
gicVirtualVPNum_CPU4_VP1	0
gicVirtualVPNum_CPU4_VP2	0
gicVirtualVPNum_CPU4_VP3	0
gicVirtualVPNum_CPU5_VP0	0
gicVirtualVPNum_CPU5_VP1	0
gicVirtualVPNum_CPU5_VP2	0
gicVirtualVPNum_CPU5_VP3	0
gicVirtualVPNum_CPU6_VP0	0
gicVirtualVPNum_CPU6_VP1	0
gicVirtualVPNum_CPU6_VP2	0
gicVirtualVPNum_CPU6_VP3	0
gicVirtualVPNum_CPU7_VP0	0
gicVirtualVPNum_CPU7_VP1	0
gicVirtualVPNum_CPU7_VP2	0
gicVirtualVPNum_CPU7_VP3	0
GCR_C0_RESET_BASE	0
GCR_C1_RESET_BASE	0
GCR_C2_RESET_BASE	0
GCR_C3_RESET_BASE	0
GCR_C4_RESET_BASE	0
GCR_C5_RESET_BASE	0
GCR_C6_RESET_BASE	0
GCR_C7_RESET_BASE	0
GCR_C8_RESET_BASE	0
GCR_C9_RESET_BASE	0
GCR_C0_RESET_EXT_BASE	0
GCR_C1_RESET_EXT_BASE	0

GCR_C2_RESET_EXT_BASE	0
GCR_C3_RESET_EXT_BASE	0
GCR_C4_RESET_EXT_BASE	0
GCR_C5_RESET_EXT_BASE	0
GCR_C6_RESET_EXT_BASE	0
GCR_C7_RESET_EXT_BASE	0
GCR_C8_RESET_EXT_BASE	0
GCR_C9_RESET_EXT_BASE	0
CPC_C0_VP_EN	0
CPC_C1_VP_EN	0
CPC_C2_VP_EN	0
CPC_C3_VP_EN	0
CPC_C4_VP_EN	0
CPC_C5_VP_EN	0
CPC_C6_VP_EN	0
CPC_C7_VP_EN	0
CPC_C8_VP_EN	0
CPC_C9_VP_EN	0
EIC_OPTION	2
hasImpl17	F
hasImpl16	F
ISPRAM_SIZE	0
ISPRAM_BASE	0
ISPRAM_ENABLE	F
ISPRAM_FILE	
DSPRAM_SIZE	0
DSPRAM_BASE	0
DSPRAM_ENABLE	F
DSPRAM_PRESENT	F
USPRAM_SIZE	0
USPRAM_BASE	0
USPRAM_ENABLE	F
USPRAM_FILE	
misalignedDataException	never
commitTlbwErr	F

Table 8.8: Parameter values

Execution Modes

Mode	Code
KERNEL	0
DEBUG	1
SUPERVISOR	2
USER	3

Table 9.1: Modes implemented in: CMP

Mode	Code
KERNEL	0
DEBUG	1
SUPERVISOR	2
USER	3

Table 9.2: Modes implemented in: CPU

Mode	Code
KERNEL	0
DEBUG	1
SUPERVISOR	2
USER	3

Table 9.3: Modes implemented in: VPE

Mode	Code
KERNEL	0
DEBUG	1
SUPERVISOR	2
USER	3

Table 9.4: Modes implemented in: TC

Exceptions

Exception	Code	
Int	0	
Mod	1	
TLBL	2	
TLBS	3	
AdEL	4	
AdES	5	
IBE	6	
DBE	7	
Sys	8	
Вр	9	
RI	10	
CpU	11	
Ov	12	
Tr	13	
FPE	15	
Impl1	16	
Impl2	17	
C2E	18	
TLBRI	19	
TLBXI	20	
MDMX 22		
WATCH 23		
MCheck	24	
Thread		
DSPDis		
GE	27	
Prot	29	
CacheErr	30	

Table 10.1: Exceptions implemented in: CMP $\,$

Exception	Code
Int	0
Mod	1
TLBL	2
TLBS	3
AdEL	4
AdES	5
IBE	6
DBE	7
Sys	8
Вр	9
RI	10
CpU	11
Ov	12
Tr	13
FPE	15
Impl1	16
Impl2	17
C2E	18
TLBRI	19
TLBXI	20
MDMX	22
WATCH	23
MCheck	24
Thread	25
DSPDis	26
GE	27
Prot	29
CacheErr	30

Table 10.2: Exceptions implemented in: CPU

Exception	Code	
Int	0	
Mod	1	
TLBL	2	
TLBS	3	
AdEL	4	
AdES	5	
IBE	6	
DBE	7	
Sys	8	
Вр	9	
RI	10	
CpU	11	

Ov	12
Tr	13
FPE	15
Impl1	16
Impl2	17
C2E	18
TLBRI	19
TLBXI	20
MDMX	22
WATCH	23
MCheck	24
Thread	25
DSPDis	26
GE	27
Prot	29
CacheErr	30

Table 10.3: Exceptions implemented in: \overline{VPE}

Exception	Code	
Int	0	
Mod	1	
TLBL	2	
TLBS	3	
AdEL	4	
AdES	5	
IBE	6	
DBE	7	
Sys	8	
Вр	9	
RI	10	
CpU	11	
Ov	12	
Tr	13	
FPE	15	
Impl1	16	
Impl2	17	
C2E	18	
TLBRI	19	
TLBXI	20	
MDMX	22	
WATCH	23	
MCheck	24	
Thread	25	
DSPDis	26	

GE	27
Prot	29
CacheErr	30

Table 10.4: Exceptions implemented in: TC

Hierarchy of the model

A CPU core may be configured to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy. Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

11.1 Level 1: CMP

This level in the model hierarchy has 2 commands. This level in the model hierarchy has no register groups. This level in the model hierarchy has 4 children: CPU0, CPU1, CPU2 and CPU3.

11.2 Level 2: CPU

This level in the model hierarchy has 2 commands. This level in the model hierarchy has one register group:

Group name	Registers
SPRAM	5

Table 11.1: Register groups

This level in the model hierarchy has 2 children: CPU0_VPE0 and CPU0_VPE1.

11.3 Level 3: VPE

This level in the model hierarchy has 2 commands.

This level in the model hierarchy has 4 register groups:

Group name	Registers
COP0	86
CMP_GCR	46
CMP_CPC	11
CMP_GIC	1002

Table 11.2: Register groups

This level in the model hierarchy has one child: CPU0_TC0 $\,$

11.4 Level 4: TC

This level in the model hierarchy has 16 commands. This level in the model hierarchy has 8 register groups:

Group name	Registers
Core	65
DSP	9
Shadow	64
COP0	101
CMP_GCR	46
CMP_CPC	11
CMP_GIC	1002
Integration_support	1

Table 11.3: Register groups

This level in the model hierarchy has no children.

Model Commands

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

12.1 Level 1: CMP

12.1.1 isync

specify instruction address range for synchronous execution

Argument	Type	Description
-addresshi	Uns64	end address of synchronous execution range
-addresslo	Uns64	start address of synchronous execution range

Table 12.1: isync command arguments

12.1.2 itrace

enable or disable instruction tracing

Argument	Type	Description
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing
-instructioncount	Boolean	include the instruction number in each trace
-memory	String	show memory accesses by this instruction. Ar-
		gument can be any combination of X (execute),
		L (load or store access) and S (system)
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-processorname	Boolean	Include processor name in all trace lines
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 12.2: itrace command arguments

12.2 Level 2: CPU

12.2.1 isync

specify instruction address range for synchronous execution

Argument	Type	Description
-addresshi	Uns64	end address of synchronous execution range
-addresslo	Uns64	start address of synchronous execution range

Table 12.3: isync command arguments

12.2.2 itrace

enable or disable instruction tracing

Argument	Type	Description
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing
-instructioncount	Boolean	include the instruction number in each trace
-memory	String	show memory accesses by this instruction. Ar-
		gument can be any combination of X (execute),
		L (load or store access) and S (system)
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-processorname	Boolean	Include processor name in all trace lines
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 12.4: itrace command arguments

12.3 Level 3: VPE

12.3.1 isync

specify instruction address range for synchronous execution

Argument	Type	Description
-addresshi	Uns64	end address of synchronous execution range
-addresslo	Uns64	start address of synchronous execution range

Table 12.5: isync command arguments

12.3.2 itrace

enable or disable instruction tracing

Argument	Type	Description
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing

-instructioncount	Boolean	include the instruction number in each trace
-memory	String	show memory accesses by this instruction. Ar-
		gument can be any combination of X (execute),
		L (load or store access) and S (system)
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-processorname	Boolean	Include processor name in all trace lines
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 12.6: itrace command arguments

12.4 Level 4: TC

12.4.1 isync

specify instruction address range for synchronous execution

Argument	Type	Description
-addresshi	Uns64	end address of synchronous execution range
-addresslo	Uns64	start address of synchronous execution range

Table 12.7: isync command arguments

12.4.2 itrace

enable or disable instruction tracing

Argument	Type	Description
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing
-instructioncount	Boolean	include the instruction number in each trace
-memory	String	show memory accesses by this instruction. Ar-
		gument can be any combination of X (execute),
		L (load or store access) and S (system)
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-processorname	Boolean	Include processor name in all trace lines
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 12.8: itrace command arguments

12.4.3 mipsCOP0

query a COP0 register value using <register><select>

Argument	Type	Description

-register	Uns32	specify the COP0 register resource
-select	Uns32	specify the COP0 register select

Table 12.9: mipsCOP0 command arguments

12.4.4 mipsCacheDisable

12.4.4.1 Argument description

Disables tag or full cache model

12.4.5 mipsCacheEnable

enable tag or full cache model

Argument	Type	Description
-debug	Int32	set cache model debug flags
-full	Boolean	enable full cache model
-tag	Boolean	enable cache tag line only model

Table 12.10: mipsCacheEnable command arguments

12.4.6 mipsCacheRatio

Report current hit ratio for selected cache

Argument	Type	Description
-dcache	Boolean	report hit ratio for dcache
-icache	Boolean	report hit ratio for icache

Table 12.11: mipsCacheRatio command arguments

12.4.7 mipsCacheReport

12.4.7.1 Argument description

Report current cache statistics

12.4.8 mipsCacheReset

12.4.8.1 Argument description

reset the cache model

12.4.9 mipsCacheTrace

Control the tracing of cache accesses

Argument	Type	Description						
-noartifact	Boolean							
-nocached	Boolean							

-nodcache	Boolean	
-noicache	Boolean	
-notrue	Boolean	
-nouncached	Boolean	
-off	Boolean	turn off the cache tracing
-on	Boolean	turn on the cache tracing

Table 12.12: mipsCacheTrace command arguments

12.4.10 mipsDebugFlags

Set the mips model debug value

Argument	Type	Description			
-value	Uns32	specify mips model debug flags			

Table 12.13: mipsDebugFlags command arguments

12.4.11 mipsReadRegister

Read processor register using <resource><offset>

Argument	Type	Description				
-offset	Uns32	the register offset				
-resource	Uns32	the register resource				

Table 12.14: mipsReadRegister command arguments

12.4.12 mipsReadTLBEntry

read a TLB entry specified by the index

Argument	Type	Description			
-index	Uns64	select the TLB entry			

Table 12.15: mipsReadTLBEntry command arguments

12.4.13 mipsTLBDump

12.4.13.1 Argument description

Dumps the current contents of the TLB

12.4.14 mipsTLBGetPhys

Reports the entry(s) in the TLB that match the given virtual address and ASID

Argument	Type	Description				
-asid	Uns64	ASID				
-va	Uns64	virtual address				

Table 12.16: mipsTLBGetPhys command arguments

12.4.15 mipsWriteRegister

Write processor register using <resource><offset><value>

Argument	Type	Description			
-offset	Uns32	the register offset			
-resource	Uns32	the register resource			
-value	Uns64	the value to write to register			

Table 12.17: mipsWriteRegister command arguments

12.4.16 mipsWriteTLBEntry

Writes values to a TLB entry using the index, lo0, lo1, hi0 and mask fields

Argument	Type	Description		
-hi0	Uns64	the TLB entry high address		
-index	Uns64	the TLB entry index		
-lo0	Uns64	the TLB entry low address 0		
-lo1	Uns64	the TLB entry low address 1		
-mask	Uns64	the TLB entry mask		

Table 12.18: mipsWriteTLBEntry command arguments

Registers

13.1 Level 1: CMP

No registers.

13.2 Level 2: CPU

13.2.1 SPRAM

Registers at level:2, type:CPU group:SPRAM

Name	Bits	Initial-Hex	RW	Description
USPRAM_ENABLE	8	0	rw	
USPRAM_SIZE	8	0	rw	
USPRAM_BASE	64	0	rw	
USPRAM_FILE	64	-	-w	
USPRAM_WRITE	32	-	-w	

Table 13.1: Registers at level 2, type:CPU group:SPRAM

13.3 Level 3: VPE

13.3.1 COP0

Registers at level:3, type:VPE group:COP0

Name	Bits	Initial-Hex	RW	Description
bad	32	0	rw	CP0 register 8/0 (badvaddr)
cause	32	0	rw	CP0 register 13/0 (cause)
index	32	0	rw	CP0 register 0/0
mvpcontrol	32	0	rw	CP0 register 0/1
mvpconf0	32	80008401	rw	CP0 register 0/2
mvpconf1	32	40000000	rw	CP0 register 0/3
vpecontrol	32	0	rw	CP0 register 1/1
vpeconf0	32	800f0003	rw	CP0 register 1/2
vpeconf1	32	0	rw	CP0 register 1/3
yqmask	32	0	rw	CP0 register 1/4
vpeschedule	32	0	rw	CP0 register 1/5
vpeschefback	32	0	rw	CP0 register 1/6

			1	GDo. 1. 1/F
vpeopt	32	0	rw	CP0 register 1/7
entrylo0	32	0 rw		CP0 register 2/0
entrylo1	32	0	rw	CP0 register 3/0
context	32	0	rw	CP0 register 4/0
contextconfig	32	7ffff0	rw	CP0 register 4/1
pagemask	32	0	rw	CP0 register $5/0$
pagegrain	32	c8000000	rw	CP0 register 5/1
segctl0	32	200010	rw	CP0 register 5/2
segctl1	32	30002	rw	CP0 register 5/3
segctl2	32	380438	rw	CP0 register 5/4
wired	32	0	rw	CP0 register 6/0
srsconf0	32	3ffffff	rw	CP0 register 6/1
hwrena	32	0	rw	CP0 register 7/0
badvaddr	32	0	rw	CP0 register 8/0
badinstr	32	0	rw	CP0 register 8/1
badinstrx	32	0	rw	CP0 register 8/3
count	32	0	rw	CP0 register 9/0
compare	32	0	rw	CP0 register 11/0
intctl	32	e0000000	rw	CP0 register 12/1
srsctl	32	0	rw	CP0 register 12/2
srsmap	32	0	rw	CP0 register 12/3
epc	32	0	rw	CP0 register 14/0
prid	32	1b200	rw	CP0 register 15/0
ebase	32	80000000	rw	CP0 register 15/1
cdmmbase	32	2	rw	CP0 register 15/1 CP0 register 15/2
cmgcrbase	32	1fbf800		CP0 register 15/3
bevva	32	bfc00000	rw	CP0 register 15/3 CP0 register 15/4
config	32	80040882	rw	CP0 register 15/4 CP0 register 16/0
			rw	
config1	32	9ea35192	rw	CP0 register 16/1
config2	32	80000000	rw	CP0 register 16/2
config3	32	a60d7e2d	rw	CP0 register 16/3
config4	32	c0fc0000	rw	CP0 register 16/4
config5	32	10100430	rw	CP0 register 16/5
config7	32	4120	rw	CP0 register 16/7
bcopcontrol	32	0	rw	CP0 register 22/0
spramcontrol	32	8	rw	CP0 register 22/3
tracecontrol	32	0	rw	CP0 register 23/1
tracecontrol2	32	0	rw	CP0 register 23/2
usertracedata	32	0	rw	CP0 register 23/3
traceibpc	32	0	rw	CP0 register 23/4
tracedbpc	32	0	rw	CP0 register 23/5
ibp2_3_action	32	0	rw	CP0 register 23/7
depc	32	0	rw	CP0 register 24/0
dbp2_3_action	32	0	rw	CP0 register 24/1
tracecontrol3	32	0	rw	CP0 register 24/2
usertracedata2	32	0	rw	CP0 register 24/3
tcbconfig	32	0	rw	CP0 register 24/4
tcbcontrole	32	0	rw	CP0 register 24/5
ibp4_5_action	32	0	rw	CP0 register 24/6
ibp6_7_action	32	0	rw	CP0 register 24/7
perfctl0	32	80008000	rw	CP0 register 25/0
perfcnt0	32	0	rw	CP0 register 25/1
perfctl1	32	80008000	rw	CP0 register 25/2
perfent1	32	0	rw	CP0 register 25/3
perfettl2	32	80008000	rw	CP0 register 25/4
perfent2	32	0	rw	CP0 register 25/5
Portone	32		1 44	01.0.10910101 50/.0

perfctl3	32	8000	rw	CP0 register 25/6
perfcnt3	32	0	rw	CP0 register 25/7
errctl	32	0	rw	CP0 register 26/0
tcbcontrold	32	0	rw	CP0 register 26/4
itaglo	32	0	rw	CP0 register 28/0
idatalo	32	0	rw	CP0 register 28/1
dtaglo	32	0	rw	CP0 register 28/2
ddatalo	32	0	rw	CP0 register 28/3
idatahi	32	0	rw	CP0 register 29/1
dtaghi	32	0	rw	CP0 register 29/2
errorepc	32	0	rw	CP0 register 30/0
desave	32	0	rw	CP0 register 31/0
kscratch1	32	0	rw	CP0 register 31/2
kscratch2	32	0	rw	CP0 register 31/3
kscratch3	32	0	rw	CP0 register 31/4
kscratch4	32	0	rw	CP0 register 31/5
kscratch5	32	0	rw	CP0 register 31/6
kscratch6	32	0	rw	CP0 register 31/7

Table 13.2: Registers at level 3, type:VPE group:COP0

13.3.2 CMP_GCR

Registers at level:3, type: VPE group:CMP_GCR

Name	Bits	Initial-Hex	RW	Description
GCR_CONFIG	32	3	r-	
GCR_BASE	32	1fbf8000	rw	
GCR_BASE_UPPER	32	0	rw	
GCR_CONTROL	32	c21	rw	
GCR_ACCESS	32	ff	rw	
GCR_REV	32	0	r-	
GCR_ERROR_MASK	32	0	rw	
GCR_ERROR_CAUSE	32	0	rw	
GCR_ERROR_ADDR	32	0	rw	
GCR_ERROR_ADDR_UPPER	32	0	rw	
GCR_ERROR_MULT	32	0	rw	
GCR_CUSTOM_BASE	32	0	rw	
GCR_CUSTOM_BASE_UPPER	32	0	rw	
GCR_CUSTOM_STATUS	32	0	r-	
GCR_GIC_BASE	32	0	rw	
GCR_GIC_BASE_UPPER	32	0	rw	
GCR_CPC_BASE	32	0	rw	
GCR_CPC_BASE_UPPER	32	0	rw	
GCR_GIC_STATUS	32	1	r-	
GCR_CACHE_REV	32	0	r-	
GCR_CPC_STATUS	32	1	r-	
GCR_L2_CONFIG	32	80000000	rw	
GCR_SYS_CONFIG2	32	0	r-	
GCR_IOCU1_REV	32	0	r-	
GCR_L2_RAM_CONFIG	32	0	r-	
GCR_L2_TAG_ADDR	32	0	rw	
GCR_L2_TAG_STATE	32	80	rw	
GCR_L2_TAG_STATE_UPPER	32	0	rw	
GCR_L2_DATA	32	0	rw	
GCR_L2_DATA_UPPER	32	0	rw	

GCR_L2_ECC	32	0	rw	
GCR_L2_ECC_UPPER	32	0	rw	
GCR_CL_RESET_RELEASE	32	0	-w	
GCR_CL_COHERENCE	32	0	rw	
GCR_CL_CONFIG	32	1	r-	
GCR_CL_OTHER	32	0	rw	
GCR_CL_RESET_BASE	32	bfc00000	rw	
GCR_CL_ID	32	0	r-	
GCR_CL_RESET_EXT_BASE	32	40000001	rw	
GCR_CO_RESET_RELEASE	32	0	-w	
GCR_CO_COHERENCE	32	0	rw	
GCR_CO_CONFIG	32	1	r-	
GCR_CO_OTHER	32	0	rw	
GCR_CO_RESET_BASE	32	bfc00000	rw	
GCR_CO_ID	32	0	r-	
GCR_CO_RESET_EXT_BASE	32	40000001	rw	

Table 13.3: Registers at level 3, type:VPE group:CMP_GCR

13.3.3 CMP_CPC

Registers at level:3, type:VPE group:CMP_CPC

Name	Bits	Initial-Hex	RW	Description
CPC_ACCESS	32	ff	rw	
CPC_SEQDEL	32	0	rw	
CPC_RAIL	32	0	rw	
CPC_RESETLEN	32	0	rw	
CPC_REVISION	32	0	r-	
CPC_CMD	32	3	rw	
CPC_STAT_CONF	32	300200	rw	
CPC_OTHER	32	0	rw	
CPC_CMD	32	3	rw	
CPC_STAT_CONF	32	300200	rw	
CPC_OTHER	32	0	rw	

Table 13.4: Registers at level 3, type:VPE group:CMP_CPC

13.3.4 CMP_GIC

Registers at level:3, type:VPE group:CMP_GIC

Name	Bits	Initial-Hex	RW	Description
GIC_SH_CONFIG	32	8040007	rw	
GIC_CounterLo	32	0	rw	
GIC_CounterHi	32	0	rw	
GIC_SH_REVISION	32	0	r-	
GIC_SH_POL31_0	32	0	rw	
GIC_SH_POL63_32	32	0	rw	
GIC_SH_POL95_64	32	0	rw	
GIC_SH_POL127_96	32	0	rw	
GIC_SH_POL159_128	32	0	rw	
GIC_SH_POL191_160	32	0	rw	
GIC_SH_POL223_192	32	0	rw	
GIC_SH_POL255_224	32	0	rw	

	1	T =		
GIC_SH_TRIG31_0	32	0	rw	
GIC_SH_TRIG63_32	32	0	rw	
GIC_SH_TRIG95_64	32	0	rw	
GIC_SH_TRIG127_96	32	0	rw	
GIC_SH_TRIG159_128	32	0	rw	
GIC_SH_TRIG191_160	32	0	rw	
GIC_SH_TRIG223_192	32	0	rw	
GIC_SH_TRIG255_224	32	0	rw	
GIC_SH_DUAL31_0	32	0	rw	
GIC_SH_DUAL63_32	32	0	rw	
GIC_SH_DUAL95_64	32	0	rw	
GIC_SH_DUAL127_96	32	0	rw	
GIC_SH_DUAL159_128	32	0	rw	
GIC_SH_DUAL191_160	32	0	rw	
GIC_SH_DUAL223_192	32	0	rw	
GIC_SH_DUAL255_224	32	0	rw	
GIC_SH_WEDGE	32	0	-w	
GIC_SH_RMASK31_0	32	0	-w	
GIC_SH_RMASK63_32	32	0	-w	
GIC_SH_RMASK95_64	32	0	-w	
GIC_SH_RMASK127_96	32	0	-w	
GIC_SH_RMASK159_128	32	0	-w	
GIC_SH_RMASK191_160	32	0	-w	
GIC_SH_RMASK223_192	32	0	-w	
GIC_SH_RMASK255_224	32	0	-w	
GIC_SH_SMASK31_0	32	0	-w	
GIC_SH_SMASK63_32	32	0	-W	
GIC_SH_SMASK95_64	32	0	-W	
GIC_SH_SMASK127_96	32	0	-W	
GIC_SH_SMASK127_90 GIC_SH_SMASK159_128	32	0	-w	
GIC_SH_SMASK199-126	32	0	-w	
GIC_SH_SMASK191_100	32	0	-w	
GIC_SH_SMASK255_224	32	0		
GIC_SH_MASK31_0	32	0	-W	
GIC_SH_MASK63_32	32	0	r-	
GIC_SH_MASK95_64	32	-	r-	
0:-0-:0-:0-:0-:0-:0-:0-:0	32	0	r-	
GIC_SH_MASK127_96	-	0	r-	
GIC_SH_MASK159_128	32	0	r-	
GIC_SH_MASK191_160	32	0	r-	
GIC_SH_MASK223_192	32	0	r-	
GIC_SH_MASK255_224	32	0	r-	
GIC_SH_PEND31_0	32	0	r-	
GIC_SH_PEND63_32	32	0	r-	
GIC_SH_PEND95_64	32	0	r-	
GIC_SH_PEND127_96	32	0	r-	
GIC_SH_PEND159_128	32	0	r-	
GIC_SH_PEND191_160	32	0	r-	
GIC_SH_PEND223_192	32	0	r-	
GIC_SH_PEND255_224	32	0	r-	
GIC_SH_MAP000_PIN	32	80000000	rw	
GIC_SH_MAP001_PIN	32	80000000	rw	
GIC_SH_MAP002_PIN	32	80000000	rw	
GIC_SH_MAP003_PIN	32	80000000	rw	
GIC_SH_MAP004_PIN	32	80000000	rw	
GIC_SH_MAP005_PIN	32	80000000	rw	
GIC_SH_MAP006_PIN	32	80000000	rw	

	_	I	1	
GIC_SH_MAP007_PIN	32	80000000	rw	
GIC_SH_MAP008_PIN	32	80000000	rw	
GIC_SH_MAP009_PIN	32	80000000	rw	
GIC_SH_MAP010_PIN	32	80000000	rw	
GIC_SH_MAP011_PIN	32	80000000	rw	
GIC_SH_MAP012_PIN	32	80000000	rw	
GIC_SH_MAP013_PIN	32	80000000	rw	
GIC_SH_MAP014_PIN	32	80000000	rw	
GIC_SH_MAP015_PIN	32	80000000	rw	
GIC_SH_MAP016_PIN	32	80000000	rw	
GIC_SH_MAP017_PIN	32	80000000	rw	
GIC_SH_MAP018_PIN	32	80000000	rw	
GIC_SH_MAP019_PIN	32	80000000	rw	
GIC_SH_MAP020_PIN	32	80000000	rw	
GIC_SH_MAP021_PIN	32	80000000	rw	
GIC_SH_MAP022_PIN	32	80000000	rw	
GIC_SH_MAP023_PIN	32	80000000	rw	
GIC_SH_MAP024_PIN	32	80000000	rw	
GIC_SH_MAP025_PIN	32	80000000	rw	
GIC_SH_MAP026_PIN	32	80000000	rw	
GIC_SH_MAP027_PIN	32	80000000	rw	
GIC_SH_MAP028_PIN	32	80000000	rw	
GIC_SH_MAP029_PIN	32	80000000	rw	
GIC_SH_MAP030_PIN	32	80000000	rw	
GIC_SH_MAP031_PIN	32	80000000	rw	
GIC_SH_MAP032_PIN	32	80000000	rw	
GIC_SH_MAP033_PIN	32	80000000	rw	
GIC_SH_MAP034_PIN	32	80000000	rw	
GIC_SH_MAP035_PIN	32	80000000	rw	
GIC_SH_MAP036_PIN	32	80000000	rw	
GIC_SH_MAP037_PIN	32	80000000	rw	
GIC_SH_MAP038_PIN	32	80000000	rw	
GIC_SH_MAP039_PIN	32	80000000		
GIC_SH_MAP040_PIN	32	0	rw	
GIC_SH_MAP041_PIN	32	0	rw	
GIC_SH_MAP041_FIN	32	-	rw	
GIC_SH_MAP043_PIN	32	0	rw	
	_	0	rw	
GIC_SH_MAP044_PIN	32	0	rw	
GIC_SH_MAP045_PIN	32	0	rw	
GIC_SH_MAP046_PIN	32	0	rw	
GIC_SH_MAP047_PIN	32	0	rw	
GIC_SH_MAP048_PIN	32	0	rw	
GIC_SH_MAP049_PIN	32	0	rw	
GIC_SH_MAP050_PIN	32	0	rw	
GIC_SH_MAP051_PIN	32	0	rw	
GIC_SH_MAP052_PIN	32	0	rw	
GIC_SH_MAP053_PIN	32	0	rw	
GIC_SH_MAP054_PIN	32	0	rw	
GIC_SH_MAP055_PIN	32	0	rw	
GIC_SH_MAP056_PIN	32	0	rw	
GIC_SH_MAP057_PIN	32	0	rw	
GIC_SH_MAP058_PIN	32	0	rw	
GIC_SH_MAP059_PIN	32	0	rw	
GIC_SH_MAP060_PIN	32	0	rw	
GIC_SH_MAP061_PIN	32	0	rw	
GIC_SH_MAP062_PIN	32	0	rw	
L	-	1	1	1

		1		
GIC_SH_MAP063_PIN	32	0	rw	
GIC_SH_MAP064_PIN	32	0	rw	
GIC_SH_MAP065_PIN	32	0	rw	
GIC_SH_MAP066_PIN	32	0	rw	
GIC_SH_MAP067_PIN	32	0	rw	
GIC_SH_MAP068_PIN	32	0	rw	
GIC_SH_MAP069_PIN	32	0	rw	
GIC_SH_MAP070_PIN	32	0	rw	
GIC_SH_MAP071_PIN	32	0	rw	
GIC_SH_MAP072_PIN	32	0	rw	
GIC_SH_MAP073_PIN	32	0	rw	
GIC_SH_MAP074_PIN	32	0	rw	
GIC_SH_MAP075_PIN	32	0	rw	
GIC_SH_MAP076_PIN	32	0	rw	
GIC_SH_MAP077_PIN	32	0	rw	
GIC_SH_MAP078_PIN	32	0	rw	
GIC_SH_MAP079_PIN	32	0	rw	
GIC_SH_MAP080_PIN	32	0	rw	
GIC_SH_MAP081_PIN	32	0	rw	
GIC_SH_MAP082_PIN	32	0	rw	
GIC_SH_MAP083_PIN	32	0		
GIC_SH_MAP084_PIN	32		rw	
GIC_SH_MAP084_FIN	32	0	rw	
	32		rw	
GIC_SH_MAP086_PIN		0	rw	
GIC_SH_MAP087_PIN	32	0	rw	
GIC_SH_MAP088_PIN	32	0	rw	
GIC_SH_MAP089_PIN	32	0	rw	
GIC_SH_MAP090_PIN	32	0	rw	
GIC_SH_MAP091_PIN	32	0	rw	
GIC_SH_MAP092_PIN	32	0	rw	
GIC_SH_MAP093_PIN	32	0	rw	
GIC_SH_MAP094_PIN	32	0	rw	
GIC_SH_MAP095_PIN	32	0	rw	
GIC_SH_MAP096_PIN	32	0	rw	
GIC_SH_MAP097_PIN	32	0	rw	
GIC_SH_MAP098_PIN	32	0	rw	
GIC_SH_MAP099_PIN	32	0	rw	
GIC_SH_MAP100_PIN	32	0	rw	
GIC_SH_MAP101_PIN	32	0	rw	
GIC_SH_MAP102_PIN	32	0	rw	
GIC_SH_MAP103_PIN	32	0	rw	
GIC_SH_MAP104_PIN	32	0	rw	
GIC_SH_MAP105_PIN	32	0	rw	
GIC_SH_MAP106_PIN	32	0	rw	
GIC_SH_MAP107_PIN	32	0	rw	
GIC_SH_MAP108_PIN	32	0	rw	
GIC_SH_MAP109_PIN	32	0	rw	
GIC_SH_MAP110_PIN	32	0	rw	
GIC_SH_MAP111_PIN	32	0	rw	
GIC_SH_MAP112_PIN	32	0		
GIC_SH_MAP112_PIN GIC_SH_MAP113_PIN	32	0	rw	
GIC_SH_MAP113_PIN GIC_SH_MAP114_PIN	32	0	rw	
			rw	
GIC_SH_MAP115_PIN	32	0	rw	
GIC_SH_MAP116_PIN	32	0	rw	
GIC_SH_MAP117_PIN	32	0	rw	
GIC_SH_MAP118_PIN	32	0	rw	

		1		
GIC_SH_MAP119_PIN	32	0	rw	
GIC_SH_MAP120_PIN	32	0	rw	
GIC_SH_MAP121_PIN	32	0	rw	
GIC_SH_MAP122_PIN	32	0	rw	
GIC_SH_MAP123_PIN	32	0	rw	
GIC_SH_MAP124_PIN	32	0	rw	
GIC_SH_MAP125_PIN	32	0	rw	
GIC_SH_MAP126_PIN	32	0	rw	
GIC_SH_MAP127_PIN	32	0	rw	
GIC_SH_MAP128_PIN	32	0	rw	
GIC_SH_MAP129_PIN	32	0	rw	
GIC_SH_MAP130_PIN	32	0	rw	
GIC_SH_MAP131_PIN	32	0	rw	
GIC_SH_MAP132_PIN	32	0	rw	
GIC_SH_MAP133_PIN	32	0	rw	
GIC_SH_MAP134_PIN	32	0	rw	
GIC SH MAP135 PIN	32	0	rw	
GIC_SH_MAP136_PIN	32	0	rw	
GIC_SH_MAP137_PIN	32	0	rw	
GIC_SH_MAP138_PIN	32	0	rw	
GIC_SH_MAP139_PIN	32	0		
GIC_SH_MAP140_PIN	32		rw	
GIC_SH_MAP140_FIN	32	0	rw	
GIC_SH_MAP141_PIN	32	-	rw	
		0	rw	
GIC_SH_MAP143_PIN	32	0	rw	
GIC_SH_MAP144_PIN	32	0	rw	
GIC_SH_MAP145_PIN	32	0	rw	
GIC_SH_MAP146_PIN	32	0	rw	
GIC_SH_MAP147_PIN	32	0	rw	
GIC_SH_MAP148_PIN	32	0	rw	
GIC_SH_MAP149_PIN	32	0	rw	
GIC_SH_MAP150_PIN	32	0	rw	
GIC_SH_MAP151_PIN	32	0	rw	
GIC_SH_MAP152_PIN	32	0	rw	
GIC_SH_MAP153_PIN	32	0	rw	
GIC_SH_MAP154_PIN	32	0	rw	
GIC_SH_MAP155_PIN	32	0	rw	
GIC_SH_MAP156_PIN	32	0	rw	
GIC_SH_MAP157_PIN	32	0	rw	
GIC_SH_MAP158_PIN	32	0	rw	
GIC_SH_MAP159_PIN	32	0	rw	
GIC_SH_MAP160_PIN	32	0	rw	
GIC_SH_MAP161_PIN	32	0	rw	
GIC_SH_MAP162_PIN	32	0	rw	
GIC_SH_MAP163_PIN	32	0	rw	
GIC_SH_MAP164_PIN	32	0	rw	
GIC_SH_MAP165_PIN	32	0	rw	
GIC_SH_MAP166_PIN	32	0	rw	
GIC_SH_MAP167_PIN	32	0	rw	
GIC_SH_MAP168_PIN	32	0		
GIC_SH_MAP169_PIN	32	0	rw	
GIC_SH_MAP169_PIN GIC_SH_MAP170_PIN	32	0	rw	
			rw	
GIC_SH_MAP171_PIN	32	0	rw	
GIC_SH_MAP172_PIN	32	0	rw	
GIC_SH_MAP173_PIN	32	0	rw	
GIC_SH_MAP174_PIN	32	0	rw	

GIC_SH_MAP175_PIN	32	0	rw	
GIC_SH_MAP176_PIN	32	0	rw	
GIC_SH_MAP177_PIN	32	0	rw	
GIC_SH_MAP178_PIN	32	0	rw	
GIC_SH_MAP179_PIN	32	0	rw	
GIC_SH_MAP180_PIN	32	0	rw	
GIC_SH_MAP181_PIN	32	0	rw	
GIC_SH_MAP182_PIN	32	0	rw	
GIC_SH_MAP183_PIN	32	0	rw	
GIC_SH_MAP184_PIN	32	0	rw	
GIC_SH_MAP185_PIN	32	0	rw	
GIC_SH_MAP186_PIN	32	0	rw	
GIC_SH_MAP187_PIN	32	0	rw	
GIC_SH_MAP188_PIN	32	0	rw	
GIC_SH_MAP189_PIN	32	0	rw	
GIC_SH_MAP190_PIN	32	0	rw	
GIC_SH_MAP191_PIN	32	0	rw	
GIC_SH_MAP192_PIN	32	0	rw	
GIC_SH_MAP193_PIN	32	0	rw	
GIC_SH_MAP194_PIN	32	0	rw	
GIC_SH_MAP195_PIN	32	0	rw	
GIC_SH_MAP196_PIN	32	0	rw	
GIC_SH_MAP197_PIN	32	0	rw	
GIC_SH_MAP198_PIN	32	0	rw	
GIC_SH_MAP199_PIN	32	0	rw	
GIC_SH_MAP200_PIN	32	0	rw	
GIC_SH_MAP201_PIN	32	0	rw	
GIC_SH_MAP202_PIN	32	0	rw	
GIC_SH_MAP203_PIN	32	0	rw	
GIC_SH_MAP204_PIN	32	0	rw	
GIC_SH_MAP205_PIN	32	0	rw	
GIC_SH_MAP206_PIN	32	0	rw	
GIC_SH_MAP207_PIN	32	0	rw	
GIC_SH_MAP208_PIN	32	0		
GIC_SH_MAP209_PIN	32	0	rw	
GIC_SH_MAP210_PIN	32	0		
GIC_SH_MAP211_PIN	32	0	rw	
GIC_SH_MAP212_PIN	32	0	rw	
GIC_SH_MAP213_PIN	32	0	rw	
GIC_SH_MAP214_PIN	32	0	rw	
GIC_SH_MAP215_PIN	32	0	rw	
GIC_SH_MAP216_PIN	32	0	rw	
GIC_SH_MAP216_PIN GIC_SH_MAP217_PIN	32	0	rw	
GIC_SH_MAP217_PIN GIC_SH_MAP218_PIN	32	0	rw	
GIC_SH_MAP218_PIN GIC_SH_MAP219_PIN	32	0	rw	
			rw	
GIC_SH_MAP220_PIN	32	0	rw	
GIC_SH_MAP221_PIN	32	0	rw	
GIC_SH_MAP222_PIN	32	0	rw	
GIC_SH_MAP223_PIN	32	0	rw	
GIC_SH_MAP224_PIN	32	0	rw	
GIC_SH_MAP225_PIN	32	0	rw	
GIC_SH_MAP226_PIN	32	0	rw	
GIC_SH_MAP227_PIN	32	0	rw	
GIC_SH_MAP228_PIN	32	0	rw	
GIC_SH_MAP229_PIN	32	0	rw	
GIC_SH_MAP230_PIN	32	0	rw	

		T	T	
GIC_SH_MAP231_PIN	32	0	rw	
GIC_SH_MAP232_PIN	32	0	rw	
GIC_SH_MAP233_PIN	32	0	rw	
GIC_SH_MAP234_PIN	32	0	rw	
GIC_SH_MAP235_PIN	32	0	rw	
GIC_SH_MAP236_PIN	32	0	rw	
GIC_SH_MAP237_PIN	32	0	rw	
GIC_SH_MAP238_PIN	32	0	rw	
GIC_SH_MAP239_PIN	32	0	rw	
GIC_SH_MAP240_PIN	32	0	rw	
GIC_SH_MAP241_PIN	32	0	rw	
GIC_SH_MAP242_PIN	32	0	rw	
GIC_SH_MAP243_PIN	32	0	rw	
GIC_SH_MAP244_PIN	32	0	rw	
GIC_SH_MAP245_PIN	32	0	rw	
GIC_SH_MAP246_PIN	32	0	rw	
GIC_SH_MAP247_PIN	32	0		
GIC_SH_MAP248_PIN	32	0	rw	
GIC_SH_MAP249_PIN	32	0	rw	
	-	-	rw	
GIC_SH_MAP250_PIN	32	0	rw	
GIC_SH_MAP251_PIN	32	0	rw	
GIC_SH_MAP252_PIN	32	0	rw	
GIC_SH_MAP253_PIN	32	0	rw	
GIC_SH_MAP254_PIN	32	0	rw	
GIC_SH_MAP255_PIN	32	0	rw	
GIC_SH_MAP000_VPE31_0	32	0	rw	
GIC_SH_MAP001_VPE31_0	32	0	rw	
GIC_SH_MAP002_VPE31_0	32	0	rw	
GIC_SH_MAP003_VPE31_0	32	0	rw	
GIC_SH_MAP004_VPE31_0	32	0	rw	
GIC_SH_MAP005_VPE31_0	32	0	rw	
GIC_SH_MAP006_VPE31_0	32	0	rw	
GIC_SH_MAP007_VPE31_0	32	0	rw	
GIC_SH_MAP008_VPE31_0	32	0	rw	
GIC_SH_MAP009_VPE31_0	32	0	rw	
GIC_SH_MAP010_VPE31_0	32	0	rw	
GIC_SH_MAP011_VPE31_0	32	0	rw	
GIC_SH_MAP012_VPE31_0	32	0	rw	
GIC_SH_MAP013_VPE31_0	32	0		
GIC_SH_MAP014_VPE31_0	32	0	rw	
GIC_SH_MAP014_VPE31_0	32		rw	
GIC_SH_MAP015_VPE31_0 GIC_SH_MAP016_VPE31_0	32	0	rw	
	_	0	rw	
GIC_SH_MAP017_VPE31_0	32	0	rw	
GIC_SH_MAP018_VPE31_0	32	0	rw	
GIC_SH_MAP019_VPE31_0	32	0	rw	
GIC_SH_MAP020_VPE31_0	32	0	rw	
GIC_SH_MAP021_VPE31_0	32	0	rw	
GIC_SH_MAP022_VPE31_0	32	0	rw	
GIC_SH_MAP023_VPE31_0	32	0	rw	
GIC_SH_MAP024_VPE31_0	32	0	rw	
GIC_SH_MAP025_VPE31_0	32	0	rw	
GIC_SH_MAP026_VPE31_0	32	0	rw	
GIC_SH_MAP027_VPE31_0	32	0	rw	
GIC_SH_MAP028_VPE31_0	32	0	rw	
GIC_SH_MAP029_VPE31_0	32	0	rw	
GIC_SH_MAP030_VPE31_0	32	0	rw	
		1		

GIC_SH_MAP031_VPE31_0	32	0	rw	
GIC_SH_MAP032_VPE31_0	32	0	rw	
GIC_SH_MAP033_VPE31_0	32	0	rw	
GIC_SH_MAP034_VPE31_0	32	0	rw	
GIC_SH_MAP035_VPE31_0	32	0	rw	
GIC_SH_MAP036_VPE31_0	32	0	rw	
GIC_SH_MAP037_VPE31_0	32	0	rw	
GIC_SH_MAP038_VPE31_0	32	0	rw	
GIC_SH_MAP039_VPE31_0	32	0	rw	
GIC_SH_MAP040_VPE31_0	32	0	rw	
GIC_SH_MAP041_VPE31_0	32	0	rw	
GIC_SH_MAP042_VPE31_0	32	0	rw	
GIC_SH_MAP043_VPE31_0	32	0	rw	
GIC_SH_MAP044_VPE31_0	32	0	rw	
GIC_SH_MAP045_VPE31_0	32	0	rw	
GIC_SH_MAP046_VPE31_0	32	0		
GIC_SH_MAP047_VPE31_0	32	0	rw	
GIC_SH_MAP048_VPE31_0	32	0	rw	
GIC_SH_MAP049_VPE31_0	32	0	rw	
GIC_SH_MAP049_VPE31_0 GIC_SH_MAP050_VPE31_0	32	0	rw	
GIC_SH_MAP050_VPE31_0 GIC_SH_MAP051_VPE31_0	32	0	rw	
GIC_SH_MAP051_VPE31_0 GIC_SH_MAP052_VPE31_0	32	0	rw	
GIC_SH_MAP052_VPE31_0	32		rw	
GIC_SH_MAP053_VPE31_0 GIC_SH_MAP054_VPE31_0	32	0	rw	
	_	0	rw	
GIC_SH_MAP055_VPE31_0	32	0	rw	
GIC_SH_MAP056_VPE31_0	32	0	rw	
GIC_SH_MAP057_VPE31_0	32	0	rw	
GIC_SH_MAP058_VPE31_0	32	0	rw	
GIC_SH_MAP059_VPE31_0	32	0	rw	
GIC_SH_MAP060_VPE31_0	32	0	rw	
GIC_SH_MAP061_VPE31_0	32	0	rw	
GIC_SH_MAP062_VPE31_0	32	0	rw	
GIC_SH_MAP063_VPE31_0	32	0	rw	
GIC_SH_MAP064_VPE31_0	32	0	rw	
GIC_SH_MAP065_VPE31_0	32	0	rw	
GIC_SH_MAP066_VPE31_0	32	0	rw	
GIC_SH_MAP067_VPE31_0	32	0	rw	
GIC_SH_MAP068_VPE31_0	32	0	rw	
GIC_SH_MAP069_VPE31_0	32	0	rw	
GIC_SH_MAP070_VPE31_0	32	0	rw	
GIC_SH_MAP071_VPE31_0	32	0	rw	
GIC_SH_MAP072_VPE31_0	32	0	rw	
GIC_SH_MAP073_VPE31_0	32	0	rw	
GIC_SH_MAP074_VPE31_0	32	0	rw	
GIC_SH_MAP075_VPE31_0	32	0	rw	
GIC_SH_MAP076_VPE31_0	32	0	rw	
GIC_SH_MAP077_VPE31_0	32	0	rw	
GIC_SH_MAP078_VPE31_0	32	0	rw	
GIC_SH_MAP079_VPE31_0	32	0	rw	
GIC_SH_MAP080_VPE31_0	32	0	rw	
GIC_SH_MAP081_VPE31_0	32	0	rw	
GIC_SH_MAP082_VPE31_0	32	0	rw	
GIC_SH_MAP083_VPE31_0	32	0	rw	
GIC_SH_MAP084_VPE31_0	32	0	rw	
GIC_SH_MAP085_VPE31_0	32	0	rw	
GIC_SH_MAP086_VPE31_0	32	0	rw	
		-		

GIC_SH_MAP087_VPE31_0	32	0	rw	
GIC_SH_MAP088_VPE31_0	32	0	rw	
GIC_SH_MAP089_VPE31_0	32	0	rw	
GIC_SH_MAP090_VPE31_0	32	0	rw	
GIC_SH_MAP091_VPE31_0	32	0	rw	
GIC_SH_MAP092_VPE31_0	32	0	rw	
GIC_SH_MAP093_VPE31_0	32	0	rw	
GIC_SH_MAP094_VPE31_0	32	0	rw	
GIC_SH_MAP095_VPE31_0	32	0	rw	
GIC_SH_MAP096_VPE31_0	32	0	rw	
GIC_SH_MAP097_VPE31_0	32	0	rw	
GIC_SH_MAP098_VPE31_0	32	0	rw	
GIC_SH_MAP099_VPE31_0	32	0	rw	
GIC_SH_MAP100_VPE31_0	32	0	rw	
GIC_SH_MAP101_VPE31_0	32	0	rw	
GIC_SH_MAP102_VPE31_0	32	0	rw	
GIC_SH_MAP103_VPE31_0	32	0	rw	
GIC_SH_MAP104_VPE31_0	32	0	rw	
GIC_SH_MAP105_VPE31_0	32	0	rw	
GIC_SH_MAP106_VPE31_0	32	0	rw	
GIC_SH_MAP107_VPE31_0	32	0	rw	
GIC_SH_MAP108_VPE31_0	32	0	rw	
GIC_SH_MAP109_VPE31_0	32	0	rw	
GIC_SH_MAP110_VPE31_0	32	0	rw	
GIC_SH_MAP111_VPE31_0	32	0	rw	
GIC_SH_MAP112_VPE31_0	32	0	rw	
GIC_SH_MAP113_VPE31_0	32	0	rw	
GIC_SH_MAP114_VPE31_0	32	0	rw	
GIC_SH_MAP115_VPE31_0	32	0	rw	
GIC_SH_MAP116_VPE31_0	32	0	rw	
GIC_SH_MAP117_VPE31_0	32	0	rw	
GIC_SH_MAP118_VPE31_0	32	0	rw	
GIC_SH_MAP119_VPE31_0	32	0	rw	
GIC_SH_MAP120_VPE31_0	32	0	rw	
GIC_SH_MAP121_VPE31_0	32	0	rw	
GIC_SH_MAP122_VPE31_0	32	0	rw	
GIC_SH_MAP123_VPE31_0	32	0	rw	
GIC SH MAP124 VPE31 0	32	0	rw	
GIC_SH_MAP125_VPE31_0	32	0	rw	
GIC_SH_MAP126_VPE31_0	32	0	rw	
GIC_SH_MAP127_VPE31_0	32	0	rw	
GIC_SH_MAP128_VPE31_0	32	0	rw	
GIC_SH_MAP129_VPE31_0	32	0		
GIC_SH_MAP130_VPE31_0	32	0	rw	
GIC_SH_MAP130_VPE31_0	32	0	rw	
GIC_SH_MAP131_VPE31_0	32	0	rw	
GIC_SH_MAP132_VPE31_0 GIC_SH_MAP133_VPE31_0	32	0	rw	
GIC_SH_MAP133_VPE31_0 GIC_SH_MAP134_VPE31_0	32	0	rw	
GIC_SH_MAP134_VPE31_0 GIC_SH_MAP135_VPE31_0	32	0	rw	
GIC_SH_MAP135_VPE31_0 GIC_SH_MAP136_VPE31_0	_	_	rw	
	32	0	rw	
GIC_SH_MAP137_VPE31_0	32	0	rw	
GIC_SH_MAP138_VPE31_0	32	0	rw	
GIC_SH_MAP149_VPE31_0	32	0	rw	
GIC_SH_MAP141_VPE31_0	32	0	rw	
GIC_SH_MAP141_VPE31_0	32	0	rw	
GIC_SH_MAP142_VPE31_0	32	0	rw	

GIC_SH_MAP143_VPE31_0	32	0	rw	
GIC_SH_MAP144_VPE31_0	32	0	rw	
GIC_SH_MAP145_VPE31_0	32	0	rw	
GIC_SH_MAP146_VPE31_0	32	0	rw	
GIC_SH_MAP147_VPE31_0	32	0	rw	
GIC_SH_MAP148_VPE31_0	32	0	rw	
GIC_SH_MAP149_VPE31_0	32	0	rw	
GIC_SH_MAP150_VPE31_0	32	0	rw	
GIC_SH_MAP151_VPE31_0	32	0	rw	
GIC_SH_MAP152_VPE31_0	32	0	rw	
GIC_SH_MAP153_VPE31_0	32	0	rw	
GIC_SH_MAP154_VPE31_0	32	0	rw	
GIC_SH_MAP155_VPE31_0	32	0	rw	
GIC_SH_MAP156_VPE31_0	32	0	rw	
GIC_SH_MAP157_VPE31_0	32	0	rw	
GIC_SH_MAP158_VPE31_0	32	0	rw	
GIC_SH_MAP159_VPE31_0	32	0	rw	
GIC_SH_MAP160_VPE31_0	32	0	rw	
GIC_SH_MAP161_VPE31_0	32	0	rw	
GIC_SH_MAP162_VPE31_0	32	0	rw	
GIC_SH_MAP163_VPE31_0	32	0	rw	
GIC_SH_MAP164_VPE31_0	32	0	rw	
GIC_SH_MAP165_VPE31_0	32	0	rw	
GIC_SH_MAP166_VPE31_0	32	0	rw	
GIC_SH_MAP167_VPE31_0	32	0	rw	
GIC_SH_MAP168_VPE31_0	32	0	rw	
GIC_SH_MAP169_VPE31_0	32	0	rw	
GIC_SH_MAP170_VPE31_0	32	0	rw	
GIC_SH_MAP171_VPE31_0	32	0	rw	
GIC_SH_MAP172_VPE31_0	32	0	rw	
GIC_SH_MAP173_VPE31_0	32	0	rw	
GIC_SH_MAP174_VPE31_0	32	0	rw	
GIC_SH_MAP175_VPE31_0	32	0	rw	
GIC_SH_MAP176_VPE31_0	32	0	rw	
GIC_SH_MAP177_VPE31_0	32	0	rw	
GIC_SH_MAP178_VPE31_0	32	0	rw	
GIC_SH_MAP179_VPE31_0	32	0	rw	
GIC_SH_MAP180_VPE31_0	32	0	rw	
GIC_SH_MAP181_VPE31_0	32	0	rw	
GIC_SH_MAP182_VPE31_0	32	0	rw	
GIC_SH_MAP183_VPE31_0	32	0	rw	
GIC_SH_MAP184_VPE31_0	32	0	rw	
GIC_SH_MAP185_VPE31_0	32	0	rw	
GIC_SH_MAP186_VPE31_0	32	0	rw	
GIC_SH_MAP187_VPE31_0	32	0	rw	
GIC_SH_MAP188_VPE31_0	32	0	rw	
GIC_SH_MAP189_VPE31_0	32	0	rw	
GIC_SH_MAP190_VPE31_0	32	0	rw	
GIC_SH_MAP191_VPE31_0	32	0	rw	
GIC_SH_MAP192_VPE31_0	32	0	rw	
GIC_SH_MAP193_VPE31_0	32	0	rw	
GIC_SH_MAP194_VPE31_0	32	0	rw	
GIC_SH_MAP195_VPE31_0	32	0	rw	
GIC_SH_MAP196_VPE31_0	32	0	rw	
GIC_SH_MAP197_VPE31_0	32	0	rw	
GIC_SH_MAP198_VPE31_0	32	0	rw	
		1		

GIC_SH_MAP199_VPE31_0	32	0	rw	
GIC_SH_MAP200_VPE31_0	32	0	rw	
GIC_SH_MAP201_VPE31_0	32	0	rw	
GIC_SH_MAP202_VPE31_0	32	0	rw	
GIC_SH_MAP203_VPE31_0	32	0	rw	
GIC_SH_MAP204_VPE31_0	32	0	rw	
GIC_SH_MAP205_VPE31_0	32	0	rw	
GIC_SH_MAP206_VPE31_0	32	0	rw	
GIC_SH_MAP207_VPE31_0	32	0	rw	
GIC_SH_MAP208_VPE31_0	32	0	rw	
GIC_SH_MAP209_VPE31_0	32	0	rw	
GIC_SH_MAP210_VPE31_0	32	0	rw	
GIC_SH_MAP211_VPE31_0	32	0	rw	
GIC_SH_MAP212_VPE31_0	32	0	rw	
GIC_SH_MAP213_VPE31_0	32	0		
GIC_SH_MAP214_VPE31_0	32	0	rw	
	32	0	rw	
GIC_SH_MAP215_VPE31_0	_	-	rw	
GIC_SH_MAP216_VPE31_0	32	0	rw	
GIC_SH_MAP217_VPE31_0	32	0	rw	
GIC_SH_MAP218_VPE31_0	32	0	rw	
GIC_SH_MAP219_VPE31_0	32	0	rw	
GIC_SH_MAP220_VPE31_0	32	0	rw	
GIC_SH_MAP221_VPE31_0	32	0	rw	
GIC_SH_MAP222_VPE31_0	32	0	rw	
GIC_SH_MAP223_VPE31_0	32	0	rw	
GIC_SH_MAP224_VPE31_0	32	0	rw	
GIC_SH_MAP225_VPE31_0	32	0	rw	
GIC_SH_MAP226_VPE31_0	32	0	rw	
GIC_SH_MAP227_VPE31_0	32	0	rw	
GIC_SH_MAP228_VPE31_0	32	0	rw	
GIC_SH_MAP229_VPE31_0	32	0	rw	
GIC_SH_MAP230_VPE31_0	32	0	rw	
GIC_SH_MAP231_VPE31_0	32	0	rw	
GIC_SH_MAP232_VPE31_0	32	0	rw	
GIC_SH_MAP233_VPE31_0	32	0	rw	
GIC_SH_MAP234_VPE31_0	32	0	rw	
GIC_SH_MAP235_VPE31_0	32	0	rw	
GIC_SH_MAP236_VPE31_0	32	0	rw	
GIC_SH_MAP237_VPE31_0	32	0		
GIC_SH_MAP238_VPE31_0	32	0	rw	
GIC_SH_MAP238_VPE31_0 GIC_SH_MAP239_VPE31_0	32	0	rw	
			rw	
GIC_SH_MAP240_VPE31_0	32	0	rw	
GIC_SH_MAP241_VPE31_0	32	0	rw	
GIC_SH_MAP242_VPE31_0	32	0	rw	
GIC_SH_MAP243_VPE31_0	32	0	rw	
GIC_SH_MAP244_VPE31_0	32	0	rw	
GIC_SH_MAP245_VPE31_0	32	0	rw	
GIC_SH_MAP246_VPE31_0	32	0	rw	
GIC_SH_MAP247_VPE31_0	32	0	rw	
GIC_SH_MAP248_VPE31_0	32	0	rw	
GIC_SH_MAP249_VPE31_0	32	0	rw	
GIC_SH_MAP250_VPE31_0	32	0	rw	
GIC_SH_MAP251_VPE31_0	32	0	rw	
GIC_SH_MAP252_VPE31_0	32	0	rw	
GIC_SH_MAP253_VPE31_0	32	0	rw	
GIC_SH_MAP254_VPE31_0	32	0	rw	
		1		

GIC_SH_MAP255_VPE31_0	32	0	rw	
GIC_SH_MAP000_VPE63_32	32	0	rw	
GIC_SH_MAP001_VPE63_32	32	0	rw	
GIC_SH_MAP002_VPE63_32	32	0	rw	
GIC_SH_MAP003_VPE63_32	32	0	rw	
GIC_SH_MAP004_VPE63_32	32	0	rw	
GIC_SH_MAP005_VPE63_32	32	0	rw	
GIC_SH_MAP006_VPE63_32	32	0	rw	
GIC_SH_MAP007_VPE63_32	32	0	rw	
GIC_SH_MAP008_VPE63_32	32	0	rw	
GIC_SH_MAP009_VPE63_32	32	0	rw	
GIC_SH_MAP010_VPE63_32	32	0	rw	
GIC_SH_MAP011_VPE63_32	32	0	rw	
GIC_SH_MAP012_VPE63_32	32	0	rw	
GIC_SH_MAP013_VPE63_32	32	0		
GIC_SH_MAP014_VPE63_32	32	0	rw	
GIC_SH_MAP015_VPE63_32	32	0	rw	
GIC_SH_MAP016_VPE63_32	32	0	rw	
GIC_SH_MAP010_VPE03_32 GIC_SH_MAP017_VPE63_32	32	0	rw	
GIC_SH_MAP017_VPE63_32 GIC_SH_MAP018_VPE63_32	32	0	rw	
GIC_SH_MAP018_VPE63_32 GIC_SH_MAP019_VPE63_32	32	0	rw	
		-	rw	
GIC_SH_MAP020_VPE63_32	32	0	rw	
GIC_SH_MAP021_VPE63_32	32	0	rw	
GIC_SH_MAP022_VPE63_32	32	0	rw	
GIC_SH_MAP023_VPE63_32	32	0	rw	
GIC_SH_MAP024_VPE63_32	32	0	rw	
GIC_SH_MAP025_VPE63_32	32	0	rw	
GIC_SH_MAP026_VPE63_32	32	0	rw	
GIC_SH_MAP027_VPE63_32	32	0	rw	
GIC_SH_MAP028_VPE63_32	32	0	rw	
GIC_SH_MAP029_VPE63_32	32	0	rw	
GIC_SH_MAP030_VPE63_32	32	0	rw	
GIC_SH_MAP031_VPE63_32	32	0	rw	
GIC_SH_MAP032_VPE63_32	32	0	rw	
GIC_SH_MAP033_VPE63_32	32	0	rw	
GIC_SH_MAP034_VPE63_32	32	0	rw	
GIC_SH_MAP035_VPE63_32	32	0	rw	
GIC_SH_MAP036_VPE63_32	32	0	rw	
GIC_SH_MAP037_VPE63_32	32	0	rw	
GIC_SH_MAP038_VPE63_32	32	0	rw	
GIC_SH_MAP039_VPE63_32	32	0	rw	
GIC_SH_MAP040_VPE63_32	32	0	rw	
GIC_SH_MAP041_VPE63_32	32	0	rw	
GIC_SH_MAP042_VPE63_32	32	0	rw	
GIC_SH_MAP043_VPE63_32	32	0	rw	
GIC_SH_MAP044_VPE63_32	32	0	rw	
GIC_SH_MAP045_VPE63_32	32	0	rw	
GIC_SH_MAP046_VPE63_32	32	0	rw	
GIC_SH_MAP047_VPE63_32	32	0	rw	
GIC_SH_MAP048_VPE63_32	32	0	rw	
GIC_SH_MAP049_VPE63_32	32	0	rw	
GIC_SH_MAP050_VPE63_32	32	0	rw	
GIC_SH_MAP051_VPE63_32	32	0	rw	
GIC_SH_MAP052_VPE63_32	32	0	rw	
GIC_SH_MAP053_VPE63_32	32	0	rw	
GIC_SH_MAP054_VPE63_32	32	0	rw	
G10_D11_M111 001_V1 E00_02	1 32		T AA	

		_		
GIC_SH_MAP055_VPE63_32	32	0	rw	
GIC_SH_MAP056_VPE63_32	32	0	rw	
GIC_SH_MAP057_VPE63_32	32	0	rw	
GIC_SH_MAP058_VPE63_32	32	0	rw	
GIC_SH_MAP059_VPE63_32	32	0	rw	
GIC_SH_MAP060_VPE63_32	32	0	rw	
GIC_SH_MAP061_VPE63_32	32	0	rw	
GIC_SH_MAP062_VPE63_32	32	0	rw	
GIC_SH_MAP063_VPE63_32	32	0	rw	
GIC_SH_MAP064_VPE63_32	32	0	rw	
GIC_SH_MAP065_VPE63_32	32	0	rw	
GIC_SH_MAP066_VPE63_32	32	0	rw	
GIC_SH_MAP067_VPE63_32	32	0	rw	
GIC_SH_MAP068_VPE63_32	32	0	rw	
GIC_SH_MAP069_VPE63_32	32	0	rw	
GIC_SH_MAP070_VPE63_32	32	0	rw	
GIC_SH_MAP071_VPE63_32	32	0	rw	
GIC_SH_MAP072_VPE63_32	32	0	rw	
GIC_SH_MAP073_VPE63_32	32	0	rw	
GIC_SH_MAP074_VPE63_32	32	0	rw	
GIC_SH_MAP075_VPE63_32	32	0		
GIC_SH_MAP076_VPE63_32	32	0	rw	
GIC_SH_MAP077_VPE63_32	32	0	rw	
GIC_SH_MAP078_VPE63_32	32	0	rw	
GIC_SH_MAP078_VPE03_32	32	-	rw	
	_	0	rw	
GIC_SH_MAP080_VPE63_32	32	0	rw	
GIC_SH_MAP081_VPE63_32	32	0	rw	
GIC_SH_MAP082_VPE63_32	32	0	rw	
GIC_SH_MAP083_VPE63_32	32	0	rw	
GIC_SH_MAP084_VPE63_32	32	0	rw	
GIC_SH_MAP085_VPE63_32	32	0	rw	
GIC_SH_MAP086_VPE63_32	32	0	rw	
GIC_SH_MAP087_VPE63_32	32	0	rw	
GIC_SH_MAP088_VPE63_32	32	0	rw	
GIC_SH_MAP089_VPE63_32	32	0	rw	
GIC_SH_MAP090_VPE63_32	32	0	rw	
GIC_SH_MAP091_VPE63_32	32	0	rw	
GIC_SH_MAP092_VPE63_32	32	0	rw	
GIC_SH_MAP093_VPE63_32	32	0	rw	
GIC_SH_MAP094_VPE63_32	32	0	rw	
GIC_SH_MAP095_VPE63_32	32	0	rw	
GIC_SH_MAP096_VPE63_32	32	0	rw	
GIC_SH_MAP097_VPE63_32	32	0	rw	
GIC_SH_MAP098_VPE63_32	32	0	rw	
GIC_SH_MAP099_VPE63_32	32	0	rw	
GIC_SH_MAP100_VPE63_32	32	0	rw	
GIC_SH_MAP101_VPE63_32	32	0	rw	
GIC_SH_MAP102_VPE63_32	32	0	rw	
GIC_SH_MAP103_VPE63_32	32	0	rw	
GIC_SH_MAP104_VPE63_32	32	0	rw	
GIC_SH_MAP105_VPE63_32	32	0	rw	
GIC_SH_MAP106_VPE63_32	32	0	rw	
GIC_SH_MAP107_VPE63_32	32	0		
GIC_SH_MAP107_VPE63_32 GIC_SH_MAP108_VPE63_32	32	0	rw	
GIC_SH_MAP108_VPE63_32 GIC_SH_MAP109_VPE63_32	32	0	rw	
GIC_SH_MAP109_VPE63_32 GIC_SH_MAP110_VPE63_32	32	0	rw	
GIO_511_MAP110_VPE03_32)Z	U	rw	

		_		
GIC_SH_MAP111_VPE63_32	32	0	rw	
GIC_SH_MAP112_VPE63_32	32	0	rw	
GIC_SH_MAP113_VPE63_32	32	0	rw	
GIC_SH_MAP114_VPE63_32	32	0	rw	
GIC_SH_MAP115_VPE63_32	32	0	rw	
GIC_SH_MAP116_VPE63_32	32	0	rw	
GIC_SH_MAP117_VPE63_32	32	0	rw	
GIC_SH_MAP118_VPE63_32	32	0	rw	
GIC_SH_MAP119_VPE63_32	32	0	rw	
GIC_SH_MAP120_VPE63_32	32	0	rw	
GIC_SH_MAP121_VPE63_32	32	0	rw	
GIC_SH_MAP122_VPE63_32	32	0	rw	
GIC_SH_MAP123_VPE63_32	32	0	rw	
GIC_SH_MAP124_VPE63_32	32	0	rw	
GIC_SH_MAP125_VPE63_32	32	0	rw	
GIC_SH_MAP126_VPE63_32	32	0	rw	
GIC_SH_MAP127_VPE63_32	32	0	rw	
GIC_SH_MAP128_VPE63_32	32	0	rw	
GIC_SH_MAP129_VPE63_32	32	0	rw	
GIC_SH_MAP130_VPE63_32	32	0	rw	
GIC_SH_MAP131_VPE63_32	32	0		
GIC_SH_MAP132_VPE63_32	32	0	rw	
GIC_SH_MAP133_VPE63_32	32	0	rw	
GIC_SH_MAP134_VPE63_32	32	0	rw	
	32	-	rw	
GIC_SH_MAP135_VPE63_32	_	0	rw	
GIC_SH_MAP136_VPE63_32	32	0	rw	
GIC_SH_MAP137_VPE63_32	32	0	rw	
GIC_SH_MAP138_VPE63_32	32	0	rw	
GIC_SH_MAP139_VPE63_32	32	0	rw	
GIC_SH_MAP140_VPE63_32	32	0	rw	
GIC_SH_MAP141_VPE63_32	32	0	rw	
GIC_SH_MAP142_VPE63_32	32	0	rw	
GIC_SH_MAP143_VPE63_32	32	0	rw	
GIC_SH_MAP144_VPE63_32	32	0	rw	
GIC_SH_MAP145_VPE63_32	32	0	rw	
GIC_SH_MAP146_VPE63_32	32	0	rw	
GIC_SH_MAP147_VPE63_32	32	0	rw	
GIC_SH_MAP148_VPE63_32	32	0	rw	
GIC_SH_MAP149_VPE63_32	32	0	rw	
GIC_SH_MAP150_VPE63_32	32	0	rw	
GIC_SH_MAP151_VPE63_32	32	0	rw	
GIC_SH_MAP152_VPE63_32	32	0	rw	
GIC_SH_MAP153_VPE63_32	32	0	rw	
GIC_SH_MAP154_VPE63_32	32	0	rw	
GIC_SH_MAP155_VPE63_32	32	0	rw	
GIC_SH_MAP156_VPE63_32	32	0	rw	
GIC_SH_MAP157_VPE63_32	32	0	rw	
GIC_SH_MAP158_VPE63_32	32	0	rw	
GIC_SH_MAP159_VPE63_32	32	0	rw	
GIC_SH_MAP160_VPE63_32	32	0	rw	
GIC_SH_MAP161_VPE63_32	32	0	rw	
GIC_SH_MAP162_VPE63_32	32	0	rw	
GIC_SH_MAP163_VPE63_32	32	0		
GIC_SH_MAP163_VPE63_32	32	0	rw	
	-	_	rw	
GIC_SH_MAP165_VPE63_32	32	0	rw	
GIC_SH_MAP166_VPE63_32	32	0	rw	

GIC_SH_MAP167_VPE63_32	32	0	rw	
GIC_SH_MAP168_VPE63_32	32	0	rw	
GIC_SH_MAP169_VPE63_32	32	0	rw	
GIC_SH_MAP170_VPE63_32	32	0	rw	
GIC_SH_MAP171_VPE63_32	32	0	rw	
GIC_SH_MAP172_VPE63_32	32	0	rw	
GIC_SH_MAP173_VPE63_32	32	0	rw	
GIC_SH_MAP174_VPE63_32	32	0	rw	
GIC_SH_MAP175_VPE63_32	32	0	rw	
GIC SH MAP176 VPE63 32	32	0	rw	
GIC_SH_MAP177_VPE63_32	32	0	rw	
GIC_SH_MAP178_VPE63_32	32	0	rw	
GIC_SH_MAP179_VPE63_32	32	0	rw	
GIC_SH_MAP180_VPE63_32	32	0	rw	
GIC_SH_MAP181_VPE63_32	32	0		
GIC_SH_MAP182_VPE63_32	32	0	rw	
GIC_SH_MAP182_VPE03_32	32	0	rw	
	-	-	rw	
GIC_SH_MAP184_VPE63_32	32	0	rw	
GIC_SH_MAP185_VPE63_32	32	0	rw	
GIC_SH_MAP186_VPE63_32	32	0	rw	
GIC_SH_MAP187_VPE63_32	32	0	rw	
GIC_SH_MAP188_VPE63_32	32	0	rw	
GIC_SH_MAP189_VPE63_32	32	0	rw	
GIC_SH_MAP190_VPE63_32	32	0	rw	
GIC_SH_MAP191_VPE63_32	32	0	rw	
GIC_SH_MAP192_VPE63_32	32	0	rw	
GIC_SH_MAP193_VPE63_32	32	0	rw	
GIC_SH_MAP194_VPE63_32	32	0	rw	
GIC_SH_MAP195_VPE63_32	32	0	rw	
GIC_SH_MAP196_VPE63_32	32	0	rw	
GIC_SH_MAP197_VPE63_32	32	0	rw	
GIC_SH_MAP198_VPE63_32	32	0	rw	
GIC_SH_MAP199_VPE63_32	32	0	rw	
GIC_SH_MAP200_VPE63_32	32	0	rw	
GIC_SH_MAP201_VPE63_32	32	0	rw	
GIC_SH_MAP202_VPE63_32	32	0	rw	
GIC_SH_MAP203_VPE63_32	32	0	rw	
GIC_SH_MAP204_VPE63_32	32	0	rw	
GIC_SH_MAP205_VPE63_32	32	0		
GIC_SH_MAP206_VPE63_32	32	0	rw	
GIC_SH_MAP206_VPE63_32 GIC_SH_MAP207_VPE63_32	32	0	rw	
			rw	
GIC_SH_MAP208_VPE63_32	32	0	rw	
GIC_SH_MAP209_VPE63_32	32	0	rw	
GIC_SH_MAP210_VPE63_32	32	0	rw	
GIC_SH_MAP211_VPE63_32	32	0	rw	
GIC_SH_MAP212_VPE63_32	32	0	rw	
GIC_SH_MAP213_VPE63_32	32	0	rw	
GIC_SH_MAP214_VPE63_32	32	0	rw	
GIC_SH_MAP215_VPE63_32	32	0	rw	
GIC_SH_MAP216_VPE63_32	32	0	rw	
GIC_SH_MAP217_VPE63_32	32	0	rw	
GIC_SH_MAP218_VPE63_32	32	0	rw	
GIC_SH_MAP219_VPE63_32	32	0	rw	
GIC_SH_MAP220_VPE63_32	32	0	rw	
GIC_SH_MAP221_VPE63_32	32	0	rw	
GIC_SH_MAP222_VPE63_32	32	0	rw	
- 3=0===================================		<u> </u>		

GIC_SH_MAP223_VPE63_32	32	0	rw	
GIC_SH_MAP224_VPE63_32	32	0	rw	
GIC_SH_MAP225_VPE63_32	32	0	rw	
GIC_SH_MAP226_VPE63_32	32	0	rw	
GIC_SH_MAP227_VPE63_32	32	0	rw	
GIC_SH_MAP228_VPE63_32	32	0	rw	
GIC_SH_MAP229_VPE63_32	32	0	rw	
GIC_SH_MAP230_VPE63_32	32	0	rw	
GIC_SH_MAP231_VPE63_32	32	0	rw	
GIC_SH_MAP232_VPE63_32	32	0	rw	
GIC_SH_MAP233_VPE63_32	32	0	rw	
GIC_SH_MAP234_VPE63_32	32	0	rw	
GIC_SH_MAP235_VPE63_32	32	0	rw	
GIC_SH_MAP236_VPE63_32	32	0	rw	
GIC_SH_MAP237_VPE63_32	32	0	rw	
GIC_SH_MAP238_VPE63_32	32	0	rw	
GIC_SH_MAP239_VPE63_32	32	0		
GIC_SH_MAP240_VPE63_32	32	0	rw	
GIC_SH_MAP241_VPE63_32	32	0	rw	
GIC_SH_MAP241_VPE63_32	$\frac{32}{32}$	0	rw	
GIC_SH_MAP242_VPE63_32	32	0	rw	
0.10 20 11 21 21 21 21 21 21 21 21 21 21 21 21		-	rw	
GIC_SH_MAP244_VPE63_32 GIC_SH_MAP245_VPE63_32	32	0	rw	
0.0000000000000000000000000000000000000	32	0	rw	
GIC_SH_MAP246_VPE63_32	32	0	rw	
GIC_SH_MAP247_VPE63_32	32	0	rw	
GIC_SH_MAP248_VPE63_32	32	0	rw	
GIC_SH_MAP249_VPE63_32	32	0	rw	
GIC_SH_MAP250_VPE63_32	32	0	rw	
GIC_SH_MAP251_VPE63_32	32	0	rw	
GIC_SH_MAP252_VPE63_32	32	0	rw	
GIC_SH_MAP253_VPE63_32	32	0	rw	
GIC_SH_MAP254_VPE63_32	32	0	rw	
GIC_SH_MAP255_VPE63_32	32	0	rw	
GIC_VB_DINT_SEND	32	0	-W	
GIC_VPE_CTL	32	a	rw	
GIC_VPE_PEND	32	0	r-	
GIC_VPE_MASK	32	7f	r-	
GIC_VPE_RMASK	32	0	-w	
GIC_VPE_SMASK	32	0	-w	
GIC_VPE_WD_MAP	32	40000000	rw	
GIC_VPE_COMPARE_MAP	32	80000000	rw	
GIC_VPE_TIMER_MAP	32	80000005	rw	
GIC_VPE_FDC_MAP	32	80000005	rw	
GIC_VPE_PERFCTR_MAP	32	80000005	rw	
GIC_VPE_SWInt0_MAP	32	80000000	rw	
GIC_VPE_SWInt1_MAP	32	80000000	rw	
GIC_VPE_OTHER_ADDRESS	32	0	rw	
GIC_VPE_IDENT	32	0	r-	
GIC_VPE_WD_CONFIG	32	0	rw	
GIC_VPE_WD_COUNT	32	0	r-	
GIC_VPE_WD_INITIAL	32	0	rw	
GIC_VPE_CompareLo	32	fffffff	rw	
GIC_VPE_CompareHi	32	fffffff	rw	
GIC_VPE_EICSS00	32	0	rw	
GIC_VPE_EICSS01	32	0	rw	
GIC_VPE_EICSS02	32	0	rw	
		l		İ

GIC_VPE_EICSS03	32	0	rw	
GIC_VPE_EICSS04	32	0	rw	
GIC_VPE_EICSS05	32	0	rw	
GIC_VPE_EICSS06	32	0	rw	
GIC_VPE_EICSS07	32	0	rw	
GIC_VPE_EICSS08	32	0	rw	
GIC_VPE_EICSS09	32	0	rw	
GIC-VPE-EICSS10	32	0	rw	
GIC_VPE_EICSS11	32	0	rw	
GIC_VPE_EICSS11	32	0		
GIC_VPE_EICSS12	32	0	rw	
	_		rw	
GIC_VPE_EICSS14	32	0	rw	
GIC_VPE_EICSS15	32	0	rw	
GIC_VPE_EICSS16	32	0	rw	
GIC_VPE_EICSS17	32	0	rw	
GIC_VPE_EICSS18	32	0	rw	
GIC_VPE_EICSS19	32	0	rw	
GIC_VPE_EICSS20	32	0	rw	
GIC_VPE_EICSS21	32	0	rw	
GIC_VPE_EICSS22	32	0	rw	
GIC_VPE_EICSS23	32	0	rw	
GIC_VPE_EICSS24	32	0	rw	
GIC-VPE-EICSS25	32	0	rw	
GIC_VPE_EICSS26	32	0	rw	
GIC_VPE_EICSS27	32	0	rw	
GIC_VPE_EICSS28	32	0		
GIC_VPE_EICSS29	32	0	rw	
GIC_VPE_EICSS29	32		rw	
		0	rw	
GIC_VPE_EICSS31	32	0	rw	
GIC_VPE_EICSS32	32	0	rw	
GIC_VPE_EICSS33	32	0	rw	
GIC_VPE_EICSS34	32	0	rw	
GIC_VPE_EICSS35	32	0	rw	
GIC_VPE_EICSS36	32	0	rw	
GIC_VPE_EICSS37	32	0	rw	
GIC_VPE_EICSS38	32	0	rw	
GIC_VPE_EICSS39	32	0	rw	
GIC_VPE_EICSS40	32	0	rw	
GIC_VPE_EICSS41	32	0	rw	
GIC_VPE_EICSS42	32	0	rw	
GIC_VPE_EICSS43	32	0	rw	
GIC_VPE_EICSS44	32	0	rw	
GIC_VPE_EICSS45	32	0	rw	
GIC_VPE_EICSS46	32	0		
GIC_VPE_EICSS40	32	0	rw	
GIC_VPE_EICSS47 GIC_VPE_EICSS48	32	0	rw	
			rw	
GIC_VPE_EICSS49	32	0	rw	
GIC_VPE_EICSS50	32	0	rw	
GIC_VPE_EICSS51	32	0	rw	
GIC_VPE_EICSS52	32	0	rw	
GIC_VPE_EICSS53	32	0	rw	
GIC_VPE_EICSS54	32	0	rw	
GIC_VPE_EICSS55	32	0	rw	
GIC_VPE_EICSS56	32	0	rw	
GIC_VPE_EICSS57	32	0	rw	
GIC_VPE_EICSS58	32	0	rw	
	1	i .		1

GIG LIDE BIGGGE	I 00		1	
GIC_VPE_EICSS59	32	0	rw	
GIC_VPE_EICSS60	32	0	rw	
GIC_VPE_EICSS61	32	0	rw	
GIC_VPE_EICSS62	32	0	rw	
GIC_VPE_EICSS63	32	0	rw	
GIC_Vx_DINT_PART	32	1	rw	
GIC_Cx_BRK_GROUP	32	0	rw	
GIC_VPE_CTL	32	a	rw	
GIC_VPE_PEND	32	0	r-	
GIC_VPE_MASK	32	7f	r-	
GIC_VPE_RMASK	32	0	-w	
GIC_VPE_SMASK	32	0	-w	
GIC_VPE_WD_MAP	32	40000000	rw	
GIC_VPE_COMPARE_MAP	32	80000000	rw	
GIC_VPE_TIMER_MAP	32	80000005	rw	
GIC_VPE_FDC_MAP	32	80000005	rw	
GIC_VPE_PERFCTR_MAP	32	80000005	rw	
GIC_VPE_SWInt0_MAP	32	80000000	rw	
GIC_VPE_SWInt1_MAP	32	80000000	rw	
GIC_VPE_OTHER_ADDRESS	32	0	rw	
GIC_VPE_IDENT	32	0	r-	
GIC_VPE_WD_CONFIG	32	0	rw	
GIC_VPE_WD_COUNT	32	0	r-	
GIC_VPE_WD_INITIAL	32	0		
GIC_VPE_CompareLo	32	fffffff	rw	
GIC_VPE_CompareHi	32	fffffff	rw	
GIC_VPE_CompareH1 GIC_VPE_EICSS00	32	0	rw	
I .	-	_	rw	
GIC_VPE_EICSS01	32	0	rw	
GIC_VPE_EICSS02	32	0	rw	
GIC_VPE_EICSS03	32	0	rw	
GIC_VPE_EICSS04	32	0	rw	
GIC_VPE_EICSS05	32	0	rw	
GIC_VPE_EICSS06	32	0	rw	
GIC_VPE_EICSS07	32	0	rw	
GIC_VPE_EICSS08	32	0	rw	
GIC_VPE_EICSS09	32	0	rw	
GIC_VPE_EICSS10	32	0	rw	
GIC_VPE_EICSS11	32	0	rw	
GIC_VPE_EICSS12	32	0	rw	
GIC_VPE_EICSS13	32	0	rw	
GIC_VPE_EICSS14	32	0	rw	
GIC_VPE_EICSS15	32	0	rw	
GIC_VPE_EICSS16	32	0	rw	
GIC_VPE_EICSS17	32	0	rw	
GIC_VPE_EICSS18	32	0	rw	
GIC_VPE_EICSS19	32	0	rw	
GIC_VPE_EICSS20	32	0	rw	
GIC_VPE_EICSS21	32	0	rw	
GIC_VPE_EICSS22	32	0	rw	
GIC-VPE-EICSS23	32	0	rw	
GIC_VPE_EICSS24	32	0	rw	
GIC_VPE_EICSS25	32	0	rw	
GIC-VPE-EICSS26	32	0		
GIC_VPE_EICSS20	32	0	rw	
GIC_VPE_EICSS27	32	0	rw	
GIC_VPE_EICSS29	32	0	rw	
G10_VFE_E103529	J2	U	rw	

GIC-VPE_EICSS31 32 0 rw GIC-VPE_EICSS32 32 0 rw GIC-VPE_EICSS33 32 0 rw GIC-VPE_EICSS33 32 0 rw GIC-VPE_EICSS34 32 0 rw GIC-VPE_EICSS35 32 0 rw GIC-VPE_EICSS36 32 0 rw GIC-VPE_EICSS37 32 0 rw GIC-VPE_EICSS37 32 0 rw GIC-VPE_EICSS38 32 0 rw GIC-VPE_EICSS38 32 0 rw GIC-VPE_EICSS39 32 0 rw GIC-VPE_EICSS40 32 0 rw GIC-VPE_EICSS41 32 0 rw GIC-VPE_EICSS41 32 0 rw GIC-VPE_EICSS42 32 0 rw GIC-VPE_EICSS44 32 0 rw GIC-VPE_EICSS44 32 0 rw GIC-VPE_EICSS45 32 0 rw GIC-VPE_EICSS46 32 0 rw GIC-VPE_EICSS47 32 0 rw GIC-VPE_EICSS48 32 0 rw GIC-VPE_EICSS49 32 0 rw GIC-VPE_EICSS49 32 0 rw GIC-VPE_EICSS40 32 0 rw GIC-VPE_EICSS40 32 0 rw GIC-VPE_EICSS41 32 0 rw GIC-VPE_EICSS551 32 0 rw GIC-VPE_EICSS553 32 0 rw GIC-VPE_EICSS551 32 0 rw GIC-VPE_EICSS553 32 0 rw GIC-VPE_EICSS554 32 0 rw GIC-VPE_EICSS555 32 0 rw GIC-VPE_EICSS556 32 0 rw GIC-VPE_EICSS556 32 0 rw GIC-VPE_EICSS556 32 0 rw GIC-VPE_EICSS556 32 0 rw GIC-VPE_EICSS560 32 0 rw GIC-	GIC_VPE_EICSS30	32	0	PYY	
GIC.VPE.EICSS32 32 0 rw GIC.VPE.EICSS33 32 0 rw GIC.VPE.EICSS34 32 0 rw GIC.VPE.EICSS36 32 0 rw GIC.VPE.EICSS36 32 0 rw GIC.VPE.EICSS37 32 0 rw GIC.VPE.EICSS38 32 0 rw GIC.VPE.EICSS39 32 0 rw GIC.VPE.EICSS39 32 0 rw GIC.VPE.EICSS41 32 0 rw GIC.VPE.EICSS41 32 0 rw GIC.VPE.EICSS42 32 0 rw GIC.VPE.EICSS44 32 0 rw GIC.VPE.EICSS45 32 0 rw GIC.VPE.EICSS47 32 0 rw GIC.VPE.EICSS48 32 0 rw GIC.VPE.EICSS48 32 0 rw GIC.VPE.EICSS49 32 0 rw GIC.VPE.EICSS41 32 0 rw GIC.VPE.EICSS45 32 0 rw GIC.VPE.EICSS46 32 0 rw GIC.VPE.EICSS47 32 0 rw GIC.VPE.EICSS46 32 0 rw GIC.VPE.EICSS47 32 0 rw GIC.VPE.EICSS48 32 0 rw GIC.VPE.EICSS51 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS51 32 0 rw GIC.VPE.EICSS51 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS56 32 0 rw GIC.VPE.EICSS57 32 0 rw GIC.VPE.EICSS57 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS56 32 0 rw GIC.VPE.EICSS60 32 0 rw GIC.VP		1 -			
GIC.VPE.EICSS34 32 0 rw GIC.VPE.EICSS35 32 0 rw GIC.VPE.EICSS36 32 0 rw GIC.VPE.EICSS37 32 0 rw GIC.VPE.EICSS37 32 0 rw GIC.VPE.EICSS38 32 0 rw GIC.VPE.EICSS39 32 0 rw GIC.VPE.EICSS39 32 0 rw GIC.VPE.EICSS40 32 0 rw GIC.VPE.EICSS40 32 0 rw GIC.VPE.EICSS41 32 0 rw GIC.VPE.EICSS41 32 0 rw GIC.VPE.EICSS42 32 0 rw GIC.VPE.EICSS43 32 0 rw GIC.VPE.EICSS44 32 0 rw GIC.VPE.EICSS45 32 0 rw GIC.VPE.EICSS46 32 0 rw GIC.VPE.EICSS47 32 0 rw GIC.VPE.EICSS47 32 0 rw GIC.VPE.EICSS48 32 0 rw GIC.VPE.EICSS58 32 0 rw GIC.VPE.EICSS58 32 0 rw GIC.VPE.EICSS50 32 0 rw GIC.VPE.EICSS50 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS56 32 0 rw GIC.VPE.EICSS57 32 0 rw GIC.VPE.EICSS58 32 0 rw GIC.VPE.EICSS59 32 0 rw GIC.VPE.EICSS59 32 0 rw GIC.VPE.EICSS60 32 0 rw GIC.VP		_			
GIC.VPE.EICSS35 32 0 rw GIC.VPE.EICSS35 32 0 rw GIC.VPE.EICSS36 32 0 rw GIC.VPE.EICSS37 32 0 rw GIC.VPE.EICSS38 32 0 rw GIC.VPE.EICSS38 32 0 rw GIC.VPE.EICSS39 32 0 rw GIC.VPE.EICSS40 32 0 rw GIC.VPE.EICSS41 32 0 rw GIC.VPE.EICSS42 32 0 rw GIC.VPE.EICSS42 32 0 rw GIC.VPE.EICSS44 32 0 rw GIC.VPE.EICSS44 32 0 rw GIC.VPE.EICSS44 32 0 rw GIC.VPE.EICSS45 32 0 rw GIC.VPE.EICSS46 32 0 rw GIC.VPE.EICSS46 32 0 rw GIC.VPE.EICSS46 32 0 rw GIC.VPE.EICSS46 32 0 rw GIC.VPE.EICSS47 32 0 rw GIC.VPE.EICSS48 32 0 rw GIC.VPE.EICSS48 32 0 rw GIC.VPE.EICSS56 32 0 rw GIC.VPE.EICSS589 32 0 rw GIC.VPE.EICSS59 32 0 rw GIC.VPE.EICSS59 32 0 rw GIC.VPE.EICSS50 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS58 32 0 rw GIC.VPE.EICSS56 32 0 rw GIC.VPE.EICSS58 32 0 rw GIC.VPE.EICSS58 32 0 rw GIC.VPE.EICSS56 32 0 rw GIC.VPE.EICSS60 32 0 rw			-		
GIC.VPE.EICSS36 32 0 rw GIC.VPE.EICSS37 32 0 rw GIC.VPE.EICSS38 32 0 rw GIC.VPE.EICSS38 32 0 rw GIC.VPE.EICSS39 32 0 rw GIC.VPE.EICSS40 32 0 rw GIC.VPE.EICSS40 32 0 rw GIC.VPE.EICSS41 32 0 rw GIC.VPE.EICSS41 32 0 rw GIC.VPE.EICSS42 32 0 rw GIC.VPE.EICSS43 32 0 rw GIC.VPE.EICSS44 32 0 rw GIC.VPE.EICSS44 32 0 rw GIC.VPE.EICSS45 32 0 rw GIC.VPE.EICSS45 32 0 rw GIC.VPE.EICSS46 32 0 rw GIC.VPE.EICSS47 32 0 rw GIC.VPE.EICSS47 32 0 rw GIC.VPE.EICSS51 32 0 rw GIC.VPE.EICSS50 32 0 rw GIC.VPE.EICSS51 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS56 32 0 rw GIC.VPE.EICSS60 32 0 rw			-		
GIC.VPE.EICSS36 32 0 rw GIC.VPE.EICSS37 32 0 rw GIC.VPE.EICSS39 32 0 rw GIC.VPE.EICSS39 32 0 rw GIC.VPE.EICSS40 32 0 rw GIC.VPE.EICSS41 32 0 rw GIC.VPE.EICSS41 32 0 rw GIC.VPE.EICSS42 32 0 rw GIC.VPE.EICSS43 32 0 rw GIC.VPE.EICSS44 32 0 rw GIC.VPE.EICSS45 32 0 rw GIC.VPE.EICSS46 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS51 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS51 32 0 rw GIC.VPE.EICSS53 32 0 rw GIC.VPE.EICSS53 32 0 rw GIC.VPE.EICSS53 32 0 rw GIC.VPE.EICSS53 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS56 32 0 rw GIC.VPE.EICSS60 32 0 rw			•		
GIC.VPE.EICSS37 32					
GIC.VPE.EICSS38 32 0 rw GIC.VPE.EICSS40 32 0 rw GIC.VPE.EICSS41 32 0 rw GIC.VPE.EICSS41 32 0 rw GIC.VPE.EICSS42 32 0 rw GIC.VPE.EICSS43 32 0 rw GIC.VPE.EICSS44 32 0 rw GIC.VPE.EICSS45 32 0 rw GIC.VPE.EICSS45 32 0 rw GIC.VPE.EICSS46 32 0 rw GIC.VPE.EICSS47 32 0 rw GIC.VPE.EICSS48 32 0 rw GIC.VPE.EICSS49 32 0 rw GIC.VPE.EICSS51 32 0 rw GIC.VPE.EICSS61 32 0 rw		_	-		
GIC_VPE_EICSS39 32 0 rw GIC_VPE_EICSS41 32 0 rw GIC_VPE_EICSS42 32 0 rw GIC_VPE_EICSS42 32 0 rw GIC_VPE_EICSS43 32 0 rw GIC_VPE_EICSS44 32 0 rw GIC_VPE_EICSS45 32 0 rw GIC_VPE_EICSS45 32 0 rw GIC_VPE_EICSS46 32 0 rw GIC_VPE_EICSS47 32 0 rw GIC_VPE_EICSS48 32 0 rw GIC_VPE_EICSS48 32 0 rw GIC_VPE_EICSS49 32 0 rw GIC_VPE_EICSS50 32 0 rw GIC_VPE_EICSS51 32 0 rw GIC_VPE_EICSS51 32 0 rw GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS60 32 0 rw					
GIC_VPE_EICSS40					
GIC.VPE.EICSS41 32 0 rw GIC.VPE.EICSS42 32 0 rw GIC.VPE.EICSS43 32 0 rw GIC.VPE.EICSS44 32 0 rw GIC.VPE.EICSS45 32 0 rw GIC.VPE.EICSS45 32 0 rw GIC.VPE.EICSS46 32 0 rw GIC.VPE.EICSS47 32 0 rw GIC.VPE.EICSS48 32 0 rw GIC.VPE.EICSS49 32 0 rw GIC.VPE.EICSS49 32 0 rw GIC.VPE.EICSS50 32 0 rw GIC.VPE.EICSS50 32 0 rw GIC.VPE.EICSS51 32 0 rw GIC.VPE.EICSS51 32 0 rw GIC.VPE.EICSS52 32 0 rw GIC.VPE.EICSS53 32 0 rw GIC.VPE.EICSS53 32 0 rw GIC.VPE.EICSS54 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS56 32 0 rw GIC.VPE.EICSS59 32 0 rw GIC.VPE.EICSS60 32 0 rw GIC.VPE.EICSS60 32 0 rw GIC.VPE.EICSS60 32 0 rw GIC.VPE.EICSS60 32 0 rw GIC.VPE.EICSS61 32 0 rw GIC.VPE.EICSS61 32 0 rw GIC.VPE.EICSS60 32 0 rw		_	-		
GIC.VPE.EICSS42 32 0 rw GIC.VPE.EICSS43 32 0 rw GIC.VPE.EICSS44 32 0 rw GIC.VPE.EICSS45 32 0 rw GIC.VPE.EICSS46 32 0 rw GIC.VPE.EICSS47 32 0 rw GIC.VPE.EICSS48 32 0 rw GIC.VPE.EICSS49 32 0 rw GIC.VPE.EICSS50 32 0 rw GIC.VPE.EICSS51 32 0 rw GIC.VPE.EICSS52 32 0 rw GIC.VPE.EICSS53 32 0 rw GIC.VPE.EICSS54 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS56 32 0 rw GIC.VPE.EICSS57 32 0 rw GIC.VPE.EICSS58 32 0 rw GIC.VPE.EICSS60 32 0 rw GIC.VPE.EICSS61		1	-		
GIC.VPE.EICSS43 32 0 rw GIC.VPE.EICSS44 32 0 rw GIC.VPE.EICSS45 32 0 rw GIC.VPE.EICSS46 32 0 rw GIC.VPE.EICSS47 32 0 rw GIC.VPE.EICSS48 32 0 rw GIC.VPE.EICSS48 32 0 rw GIC.VPE.EICSS49 32 0 rw GIC.VPE.EICSS50 32 0 rw GIC.VPE.EICSS51 32 0 rw GIC.VPE.EICSS51 32 0 rw GIC.VPE.EICSS52 32 0 rw GIC.VPE.EICSS53 32 0 rw GIC.VPE.EICSS53 32 0 rw GIC.VPE.EICSS53 32 0 rw GIC.VPE.EICSS58 32 0 rw GIC.VPE.EICSS58 32 0 rw GIC.VPE.EICSS58 32 0 rw GIC.VPE.EICSS55 32 0 rw GIC.VPE.EICSS56 32 0 rw GIC.VPE.EICSS58 32 0 rw GIC.VPE.EICSS58 32 0 rw GIC.VPE.EICSS59 32 0 rw GIC.VPE.EICSS59 32 0 rw GIC.VPE.EICSS59 32 0 rw GIC.VPE.EICSS60 32 0 rw GIC.VPE.EICSS61 32 0 rw GIC.VPE.EICSS61 32 0 rw GIC.VPE.EICSS61 32 0 rw GIC.VPE.EICSS61 32 0 rw GIC.VPE.EICSS62 32 0 rw GIC.VPE.EICSS63 32 0 rw GIC.VPE.EICSS63 32 0 rw GIC.VPE.EICSS61 32 0 rw GIC.VPE.EICSS62 32 0 rw GIC.VPE.EICSS63 32 0 rw			_		
GIC_VPE_EICSS44 32 0 rw GIC_VPE_EICSS45 32 0 rw GIC_VPE_EICSS46 32 0 rw GIC_VPE_EICSS47 32 0 rw GIC_VPE_EICSS48 32 0 rw GIC_VPE_EICSS49 32 0 rw GIC_VPE_EICSS50 32 0 rw GIC_VPE_EICSS51 32 0 rw GIC_VPE_EICSS52 32 0 rw GIC_VPE_EICSS53 32 0 rw GIC_VPE_EICSS54 32 0 rw GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63					
GIC_VPE_EICS845 32 0 rw GIC_VPE_EICS846 32 0 rw GIC_VPE_EICS847 32 0 rw GIC_VPE_EICS848 32 0 rw GIC_VPE_EICS849 32 0 rw GIC_VPE_EICS50 32 0 rw GIC_VPE_EICSS51 32 0 rw GIC_VPE_EICSS52 32 0 rw GIC_VPE_EICSS53 32 0 rw GIC_VPE_EICSS54 32 0 rw GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_VPE_EICSS63			-	rw	
GIC_VPE_EICSS46 32 0 rw GIC_VPE_EICSS47 32 0 rw GIC_VPE_EICSS48 32 0 rw GIC_VPE_EICSS49 32 0 rw GIC_VPE_EICSS50 32 0 rw GIC_VPE_EICSS51 32 0 rw GIC_VPE_EICSS52 32 0 rw GIC_VPE_EICSS53 32 0 rw GIC_VPE_EICSS54 32 0 rw GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_VPE_EICS63 32 0 rw GIC_VPE_EICS63				rw	
GIC_VPE_EICSS47 32 0 rw GIC_VPE_EICSS48 32 0 rw GIC_VPE_EICSS49 32 0 rw GIC_VPE_EICSS50 32 0 rw GIC_VPE_EICSS51 32 0 rw GIC_VPE_EICSS52 32 0 rw GIC_VPE_EICSS53 32 0 rw GIC_VPE_EICSS54 32 0 rw GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_VPE_EICSS63			ŭ	rw	
GIC_VPE_EICSS48 32 0 rw GIC_VPE_EICSS49 32 0 rw GIC_VPE_EICSS50 32 0 rw GIC_VPE_EICSS51 32 0 rw GIC_VPE_EICSS52 32 0 rw GIC_VPE_EICSS53 32 0 rw GIC_VPE_EICSS54 32 0 rw GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS69 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63			-	rw	
GIC_VPE_EICSS49 32 0 rw GIC_VPE_EICSS50 32 0 rw GIC_VPE_EICSS51 32 0 rw GIC_VPE_EICSS52 32 0 rw GIC_VPE_EICSS53 32 0 rw GIC_VPE_EICSS54 32 0 rw GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS69 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_VR_BRK_GROUP 32 0 rw GIC_Cx_BRK_GROUP 32 0 rw GIC_CounterLoUser 32 0 r-	GIC_VPE_EICSS47	32	0	rw	
GIC_VPE_EICSS50 32 0 rw GIC_VPE_EICSS51 32 0 rw GIC_VPE_EICSS52 32 0 rw GIC_VPE_EICSS53 32 0 rw GIC_VPE_EICSS54 32 0 rw GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_VRE_EICSS63 32 0 rw GIC_VRE_EICSS63 32 0 rw GIC_VRE_EICSS63 32 0 rw GIC_VRE_EICSS63 32 0 rw GIC_VRE_EICSS64	GIC_VPE_EICSS48	32	-	rw	
GIC_VPE_EICSS51 32 0 rw GIC_VPE_EICSS52 32 0 rw GIC_VPE_EICSS53 32 0 rw GIC_VPE_EICSS54 32 0 rw GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS69 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_VR_BK_GROUP 32 0 rw GIC_CaunterLouser 32 0 r-	GIC_VPE_EICSS49	32	0	rw	
GIC_VPE_EICSS52 32 0 rw GIC_VPE_EICSS53 32 0 rw GIC_VPE_EICSS54 32 0 rw GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS59 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_Vx_DINT_PART 32 1 rw GIC_Cx_BRK_GROUP 32 0 rw GIC_CounterLoUser 32 0 r-	GIC_VPE_EICSS50	32	0	rw	
GIC_VPE_EICSS53 32 0 rw GIC_VPE_EICSS54 32 0 rw GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS69 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_VR_BRK_GROUP 32 0 rw GIC_Cx_BRK_GROUP 32 0 rw GIC_CounterLoUser 32 0 r-	GIC_VPE_EICSS51	32	0	rw	
GIC_VPE_EICSS54 32 0 rw GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS59 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS63 32 0 rw	GIC_VPE_EICSS52	32	0	rw	
GIC_VPE_EICSS55 32 0 rw GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS59 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63 32 0 rw	GIC_VPE_EICSS53	32	0	rw	
GIC_VPE_EICSS56 32 0 rw GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS59 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63 32 0 rw	GIC_VPE_EICSS54	32	0	rw	
GIC_VPE_EICSS57 32 0 rw GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS59 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_Vx_DINT_PART 32 1 rw GIC_Cx_BRK_GROUP 32 0 rw GIC_CounterLoUser 32 0 r-	GIC_VPE_EICSS55	32	0	rw	
GIC_VPE_EICSS58 32 0 rw GIC_VPE_EICSS59 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_Vx_DINT_PART 32 1 rw GIC_Cx_BRK_GROUP 32 0 rw GIC_CounterLoUser 32 0 r-	GIC_VPE_EICSS56	32	0	rw	
GIC_VPE_EICSS59 32 0 rw GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_Vx_DINT_PART 32 1 rw GIC_Cx_BRK_GROUP 32 0 rw GIC_CounterLoUser 32 0 r-	GIC_VPE_EICSS57	32	0	rw	
GIC_VPE_EICSS60 32 0 rw GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_Vx_DINT_PART 32 1 rw GIC_Cx_BRK_GROUP 32 0 rw GIC_CounterLoUser 32 0 r-	GIC_VPE_EICSS58	32	0	rw	
GIC_VPE_EICSS61 32 0 rw GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_Vx_DINT_PART 32 1 rw GIC_Cx_BRK_GROUP 32 0 rw GIC_CounterLoUser 32 0 r-	GIC_VPE_EICSS59	32	0	rw	
GIC_VPE_EICSS62 32 0 rw GIC_VPE_EICSS63 32 0 rw GIC_Vx_DINT_PART 32 1 rw GIC_Cx_BRK_GROUP 32 0 rw GIC_CounterLoUser 32 0 r-	GIC_VPE_EICSS60	32	0	rw	
GIC_VPE_EICSS63 32 0 rw GIC_Vx_DINT_PART 32 1 rw GIC_Cx_BRK_GROUP 32 0 rw GIC_CounterLoUser 32 0 r-		32	0	rw	
GIC_VPE_EICSS63 32 0 rw GIC_Vx_DINT_PART 32 1 rw GIC_Cx_BRK_GROUP 32 0 rw GIC_CounterLoUser 32 0 r-	GIC_VPE_EICSS62	32	0	rw	
GIC_Vx_DINT_PART 32 1 rw GIC_Cx_BRK_GROUP 32 0 rw GIC_CounterLoUser 32 0 r-			0		
GIC_Cx_BRK_GROUP 32 0 rw GIC_CounterLoUser 32 0 r-				rw	
GIC_CounterLoUser 32 0 r-					
0.0000000000000000000000000000000000000				_	

Table 13.5: Registers at level 3, type:VPE group:CMP_GIC

13.4 Level 4: TC

13.4.1 Core

Registers at level:4, type:TC group:Core

Name	Bits	Initial-Hex	RW	Description
zero	32	0	r-	constant zero
at	32	0	rw	
t4	32	0	rw	
t5	32	0	rw	
a0	32	0	rw	
a1	32	0	rw	
a2	32	0	rw	

a3	32	0	rw	
a4	32	0	rw	
a5	32	0	rw	
a6	32	0	rw	
a7	32	0	rw	
t0	32	0	rw	
t1	32	0	rw	
t2	32	0	rw	
t3	32	0	rw	
s0	32	0	rw	
s1	32	0	rw	
s2	32	0	rw	
s3	32	0	rw	
s4	32	0	rw	
s5	32	0		
s6	32	0	rw	
			rw	
s7	32	0	rw	
t8	32	0	rw	
t9	32	0	rw	
k0	32	0	rw	
k1	32	0	rw	
gp	32	0	rw	
sp	32	0	rw	stack pointer
fp	32	0	rw	frame pointer
ra	32	0	rw	
pc	32	bfc00000	rw	program counter
r0	32	0	r-	constant zero
r1	32	0	rw	
r2	32	0	rw	
r3	32	0	rw	
r4	32	0	rw	
r5	32	0	rw	
r6	32	0	rw	
r7	32	0	rw	
r8	32	0	rw	
r9	32	0	rw	
r10	32	0	rw	
r11	32		_ * **	
r12		1 ()	rw,	
1 1 1 4	32	0	rw rw	
	32	0	rw	
r13	32	0	rw rw	
r13 r14	32 32	0 0 0	rw rw rw	
r13 r14 r15	32 32 32	0 0 0 0	rw rw rw	
r13 r14 r15 r16	32 32 32 32	0 0 0 0	rw rw rw rw	
r13 r14 r15 r16 r17	32 32 32 32 32	0 0 0 0 0	rw rw rw rw rw rw	
r13 r14 r15 r16 r17 r18	32 32 32 32 32 32 32	0 0 0 0 0 0	rw rw rw rw rw rw rw	
r13 r14 r15 r16 r17 r18 r19	32 32 32 32 32 32 32 32	0 0 0 0 0 0	rw rw rw rw rw rw rw rw	
r13 r14 r15 r16 r17 r18 r19 r20	32 32 32 32 32 32 32 32 32	0 0 0 0 0 0 0	rw	
r13 r14 r15 r16 r17 r18 r19 r20 r21	32 32 32 32 32 32 32 32 32 32	0 0 0 0 0 0 0 0	rw rw rw rw rw rw rw rw rw	
r13 r14 r15 r16 r17 r18 r19 r20 r21 r22	32 32 32 32 32 32 32 32 32 32 32	0 0 0 0 0 0 0 0 0	rw	
r13 r14 r15 r16 r17 r18 r19 r20 r21 r22 r23	32 32 32 32 32 32 32 32 32 32 32 32 32	0 0 0 0 0 0 0 0 0 0	rw rw rw rw rw rw rw rw rw	
r13 r14 r15 r16 r17 r18 r19 r20 r21 r22 r23 r24	32 32 32 32 32 32 32 32 32 32 32 32 32 3	0 0 0 0 0 0 0 0 0 0 0	rw	
r13 r14 r15 r16 r17 r18 r19 r20 r21 r22 r23 r24 r25	32 32 32 32 32 32 32 32 32 32 32 32 32 3	0 0 0 0 0 0 0 0 0 0 0 0	rw	
r13 r14 r15 r16 r17 r18 r19 r20 r21 r22 r23 r24 r25 r26	32 32 32 32 32 32 32 32 32 32 32 32 32 3	0 0 0 0 0 0 0 0 0 0 0 0 0 0	rw	
r13 r14 r15 r16 r17 r18 r19 r20 r21 r22 r23 r24 r25 r26 r27	32 32 32 32 32 32 32 32 32 32 32 32 32 3	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	rw r	
r13 r14 r15 r16 r17 r18 r19 r20 r21 r22 r23 r24 r25 r26 r27 r28	32 32 32 32 32 32 32 32 32 32 32 32 32 3	0 0 0 0 0 0 0 0 0 0 0 0 0 0	rw r	
r13 r14 r15 r16 r17 r18 r19 r20 r21 r22 r23 r24 r25 r26 r27	32 32 32 32 32 32 32 32 32 32 32 32 32 3	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	rw r	stack pointer

r30	32	0	rw	frame pointer
r31	32	0	rw	

Table 13.6: Registers at level 4, type:TC group:Core

13.4.2 DSP

Registers at level:4, type:TC group:DSP

Name	Bits	Initial-Hex	RW	Description
hi0	32	0	rw	
lo0	32	0	rw	
hi1	32	0	rw	
lo1	32	0	rw	
hi2	32	0	rw	
lo2	32	0	rw	
hi3	32	0	rw	
lo3	32	0	rw	
dspctl	32	0	rw	DSP control

Table 13.7: Registers at level 4, type:TC group:DSP

13.4.3 Shadow

Registers at level:4, type:TC group:Shadow

Name	Bits	Initial-Hex	RW	Description
zero[0]	32	0	r-	constant zero
at[0]	32	0	rw	
t4[0]	32	0	rw	
t5[0]	32	0	rw	
a0[0]	32	0	rw	
a1[0]	32	0	rw	
a2[0]	32	0	rw	
a3[0]	32	0	rw	
a4[0]	32	0	rw	
a5[0]	32	0	rw	
a6[0]	32	0	rw	
a7[0]	32	0	rw	
t0[0]	32	0	rw	
t1[0]	32	0	rw	
t2[0]	32	0	rw	
t3[0]	32	0	rw	
s0[0]	32	0	rw	
s1[0]	32	0	rw	
s2[0]	32	0	rw	
s3[0]	32	0	rw	
s4[0]	32	0	rw	
s5[0]	32	0	rw	
s6[0]	32	0	rw	
s7[0]	32	0	rw	
t8[0]	32	0	rw	
t9[0]	32	0	rw	
k0[0]	32	0	rw	
k1[0]	32	0	rw	

gp[0]	32	0	rw	
sp[0]	32	0	rw	stack pointer
fp[0]	32	0	rw	frame pointer
ra[0]	32	0	rw	
r0[0]	32	0	r-	constant zero
r1[0]	32	0	rw	
r2[0]	32	0	rw	
r3[0]	32	0	rw	
r4[0]	32	0	rw	
r5[0]	32	0	rw	
r6[0]	32	0	rw	
r7[0]	32	0	rw	
r8[0]	32	0	rw	
r9[0]	32	0	rw	
r10[0]	32	0	rw	
r11[0]	32	0	rw	
r12[0]	32	0	rw	
r13[0]	32	0	rw	
r14[0]	32	0	rw	
r15[0]	32	0	rw	
r16[0]	32	0	rw	
r17[0]	32	0	rw	
r18[0]	32	0	rw	
r19[0]	32	0	rw	
r20[0]	32	0	rw	
r21[0]	32	0	rw	
r22[0]	32	0	rw	
r23[0]	32	0	rw	
r24[0]	32	0	rw	
r25[0]	32	0	rw	
r26[0]	32	0	rw	
r27[0]	32	0	rw	
r28[0]	32	0	rw	
r29[0]	32	0	rw	stack pointer
r30[0]	32	0	rw	frame pointer
r31[0]	32	0	rw	

Table 13.8: Registers at level 4, type:TC group:Shadow

13.4.4 COP0

Registers at level:4, type:TC group:COP0

Name	Bits	Initial-Hex	RW	Description
sr	32	400004	rw	CP0 register 12/0 (status)
bad	32	0	rw	CP0 register 8/0 (badvaddr)
cause	32	0	rw	CP0 register 13/0 (cause)
index	32	0	rw	CP0 register 0/0
mvpcontrol	32	0	rw	CP0 register 0/1
mvpconf0	32	80008401	rw	CP0 register 0/2
mvpconf1	32	40000000	rw	CP0 register 0/3
vpecontrol	32	0	rw	CP0 register 1/1
vpeconf0	32	800f0003	rw	CP0 register 1/2
vpeconf1	32	0	rw	CP0 register 1/3
yqmask	32	0	rw	CP0 register 1/4
vpeschedule	32	0	rw	CP0 register 1/5

1 (1 1	1 00	T 0	I	CTP0 1 1/0
vpeschefback	32	0	rw	CP0 register 1/6
vpeopt	32	0	rw	CP0 register 1/7
entrylo0	32	0	rw	CP0 register 2/0
testatus	32	2000	rw	CP0 register 2/1
tcbind	32	0	rw	CP0 register 2/2
tcrestart	32	0	rw	CP0 register 2/3
tchalt	32	0	rw	CP0 register 2/4
tccontext	32	0	rw	CP0 register 2/5
tcschedule	32	0	rw	CP0 register 2/6
tcschefback	32	0	rw	CP0 register 2/7
entrylo1	32	0	rw	CP0 register 3/0
tcopt	32	0	rw	CP0 register 3/7
context	32	0	rw	CP0 register 4/0
contextconfig	32	7ffff0	rw	CP0 register 4/1
userlocal	32	0	rw	CP0 register 4/2
pagemask	32	0	rw	CP0 register 5/0
pagegrain	32	c8000000	rw	CP0 register 5/1
segctl0	32	200010	rw	CP0 register 5/2
segctl1	32	30002	rw	CP0 register 5/3
segctl2	32	380438	rw	CP0 register 5/4
wired	32	0		CP0 register 6/0
srsconf0	32	3ffffff	rw	CP0 register 6/0 CP0 register 6/1
hwrena	32		rw	
	1	0	rw	CP0 register 7/0
badvaddr	32	0	rw	CP0 register 8/0
badinstr	32	0	rw	CP0 register 8/1
badinstrx	32	0	rw	CP0 register 8/3
count	32	0	rw	CP0 register 9/0
entryhi	32	0	rw	CP0 register 10/0
compare	32	0	rw	CP0 register 11/0
status	32	400004	rw	CP0 register 12/0
intctl	32	e0000000	rw	CP0 register 12/1
srsctl	32	0	rw	CP0 register 12/2
srsmap	32	0	rw	CP0 register 12/3
epc	32	0	rw	CP0 register 14/0
prid	32	1b200	rw	CP0 register 15/0
ebase	32	80000000	rw	CP0 register 15/1
cdmmbase	32	2	rw	CP0 register 15/2
cmgcrbase	32	1fbf800	rw	CP0 register 15/3
bevva	32	bfc00000	rw	CP0 register 15/4
config	32	80040882	rw	CP0 register 16/0
config1	32	9ea35192	rw	CP0 register 16/1
config2	32	80000000		CP0 register 16/2
_	32		rw	CP0 register 16/2 CP0 register 16/3
config3	1	a60d7e2d	rw	
config4	32	c0fc0000	rw	CP0 register 16/4
config5	32	10100430	rw	CP0 register 16/5
config7	32	4120	rw	CP0 register 16/7
lladdr	32	0	rw	CP0 register 17/0
bcopcontrol	32	0	rw	CP0 register 22/0
bcopstatus	32	0	rw	CP0 register 22/1
spramcontrol	32	8	rw	CP0 register 22/3
debug	32	2028000	rw	CP0 register 23/0
tracecontrol	32	0	rw	CP0 register 23/1
tracecontrol2	32	0	rw	CP0 register 23/2
usertracedata	32	0	rw	CP0 register 23/3
traceibpc	32	0	rw	CP0 register 23/4
tracedbpc	32	0	rw	CP0 register 23/5
	1	1 '		<u> </u>

ibp2_3_action	32	0	rw	CP0 register 23/7
depc	32	0	rw	CP0 register 24/0
dbp2_3_action	32	0	rw	CP0 register 24/1
tracecontrol3	32	0	rw	CP0 register 24/2
usertracedata2	32	0	rw	CP0 register 24/3
tcbconfig	32	0	rw	CP0 register 24/4
tcbcontrole	32	0	rw	CP0 register 24/5
ibp4_5_action	32	0	rw	CP0 register 24/6
ibp6_7_action	32	0	rw	CP0 register 24/7
perfctl0	32	80008000	rw	CP0 register 25/0
perfcnt0	32	0	rw	CP0 register 25/1
perfctl1	32	80008000	rw	CP0 register 25/2
perfcnt1	32	0	rw	CP0 register 25/3
perfctl2	32	80008000	rw	CP0 register 25/4
perfcnt2	32	0	rw	CP0 register 25/5
perfctl3	32	8000	rw	CP0 register 25/6
perfcnt3	32	0	rw	CP0 register 25/7
errctl	32	0	rw	CP0 register 26/0
tcbcontrold	32	0	rw	CP0 register 26/4
itaglo	32	0	rw	CP0 register 28/0
idatalo	32	0	rw	CP0 register 28/1
dtaglo	32	0	rw	CP0 register 28/2
ddatalo	32	0	rw	CP0 register 28/3
idatahi	32	0	rw	CP0 register 29/1
dtaghi	32	0	rw	CP0 register 29/2
errorepc	32	0	rw	CP0 register 30/0
desave	32	0	rw	CP0 register 31/0
kscratch1	32	0	rw	CP0 register 31/2
kscratch2	32	0	rw	CP0 register 31/3
kscratch3	32	0	rw	CP0 register 31/4
kscratch4	32	0	rw	CP0 register 31/5
kscratch5	32	0	rw	CP0 register 31/6
kscratch6	32	0	rw	CP0 register 31/7

Table 13.9: Registers at level 4, type:TC group:COP0

13.4.5 CMP_GCR

Registers at level:4, type:TC group:CMP_GCR

Name	Bits	Initial-Hex	RW	Description
GCR_CONFIG	32	3	r-	
GCR_BASE	32	1fbf8000	rw	
GCR_BASE_UPPER	32	0	rw	
GCR_CONTROL	32	c21	rw	
GCR_ACCESS	32	ff	rw	
GCR_REV	32	0	r-	
GCR_ERROR_MASK	32	0	rw	
GCR_ERROR_CAUSE	32	0	rw	
GCR_ERROR_ADDR	32	0	rw	
GCR_ERROR_ADDR_UPPER	32	0	rw	
GCR_ERROR_MULT	32	0	rw	
GCR_CUSTOM_BASE	32	0	rw	
GCR_CUSTOM_BASE_UPPER	32	0	rw	
GCR_CUSTOM_STATUS	32	0	r-	
GCR_GIC_BASE	32	0	rw	

GCR_GIC_BASE_UPPER	32	0	rw	
GCR_CPC_BASE	32	0	rw	
GCR_CPC_BASE_UPPER	32	0	rw	
GCR_GIC_STATUS	32	1	r-	
GCR_CACHE_REV	32	0	r-	
GCR_CPC_STATUS	32	1	r-	
GCR_L2_CONFIG	32	80000000	rw	
GCR_SYS_CONFIG2	32	0	r-	
GCR_IOCU1_REV	32	0	r-	
GCR_L2_RAM_CONFIG	32	0	r-	
GCR_L2_TAG_ADDR	32	0	rw	
GCR_L2_TAG_STATE	32	80	rw	
GCR_L2_TAG_STATE_UPPER	32	0	rw	
GCR_L2_DATA	32	0	rw	
GCR_L2_DATA_UPPER	32	0	rw	
GCR_L2_ECC	32	0	rw	
GCR_L2_ECC_UPPER	32	0	rw	
GCR_CL_RESET_RELEASE	32	0	-w	
GCR_CL_COHERENCE	32	0	rw	
GCR_CL_CONFIG	32	1	r-	
GCR_CL_OTHER	32	0	rw	
GCR_CL_RESET_BASE	32	bfc00000	rw	
GCR_CL_ID	32	0	r-	
GCR_CL_RESET_EXT_BASE	32	40000001	rw	
GCR_CO_RESET_RELEASE	32	0	-w	
GCR_CO_COHERENCE	32	0	rw	
GCR_CO_CONFIG	32	1	r-	
GCR_CO_OTHER	32	0	rw	
GCR_CO_RESET_BASE	32	bfc00000	rw	
GCR_CO_ID	32	0	r-	
GCR_CO_RESET_EXT_BASE	32	40000001	rw	

Table 13.10: Registers at level 4, type:TC group:CMP_GCR

13.4.6 CMP_CPC

Registers at level:4, type:TC group:CMP_CPC

Name	Bits	Initial-Hex	RW	Description
CPC_ACCESS	32	ff	rw	
CPC_SEQDEL	32	0	rw	
CPC_RAIL	32	0	rw	
CPC_RESETLEN	32	0	rw	
CPC_REVISION	32	0	r-	
CPC_CMD	32	3	rw	
CPC_STAT_CONF	32	300200	rw	
CPC_OTHER	32	0	rw	
CPC_CMD	32	3	rw	
CPC_STAT_CONF	32	300200	rw	
CPC_OTHER	32	0	rw	

Table 13.11: Registers at level 4, type:TC group:CMP_CPC

13.4.7 CMP_GIC

Registers at level:4, type:TC group:CMP_GIC

Name	Bits	Initial-Hex	RW	Description
GIC_SH_CONFIG	32	8040007	rw	r c
GIC_CounterLo	32	0	rw	
GIC_CounterHi	32	0	rw	
GIC_SH_REVISION	32	0	r-	
GIC_SH_POL31_0	32	0	rw	
GIC_SH_POL63_32	32	0	rw	
GIC_SH_POL95_64	32	0	rw	
GIC_SH_POL127_96	32	0	rw	
GIC_SH_POL159_128	32	0	rw	
GIC_SH_POL191_160	32	0	rw	
GIC_SH_POL223_192	32	0	rw	
GIC_SH_POL255_224	32	0	rw	
GIC_SH_TRIG31_0	32	0	rw	
GIC_SH_TRIG63_32	32	0	rw	
GIC_SH_TRIG95_64	32	0	rw	
GIC_SH_TRIG127_96	32	0	rw	
GIC_SH_TRIG159_128	32	0	rw	
GIC_SH_TRIG191_160	32	0	rw	
GIC_SH_TRIG223_192	32	0	rw	
GIC_SH_TRIG255_224	32	0	rw	
GIC_SH_DUAL31_0	32	0	rw	
GIC_SH_DUAL63_32	32	0	rw	
GIC_SH_DUAL95_64	32	0	rw	
GIC_SH_DUAL127_96	32	0	rw	
GIC_SH_DUAL159_128	32	0	rw	
GIC_SH_DUAL191_160	32	0	rw	
GIC_SH_DUAL223_192	32	0	rw	
GIC_SH_DUAL255_224	32	0	rw	
GIC_SH_WEDGE	32	0	-w	
GIC_SH_RMASK31_0	32	0	-w	
GIC_SH_RMASK63_32	32	0	-w	
GIC_SH_RMASK95_64	32	0	-w	
GIC_SH_RMASK127_96	32	0	-w	
GIC_SH_RMASK159_128	32	0	-w	
GIC_SH_RMASK191_160	32	0	-w	
GIC_SH_RMASK223_192	32	0	-w	
GIC_SH_RMASK255_224	32	0	-w	
GIC_SH_SMASK31_0	32	0	-w	
GIC_SH_SMASK63_32	32	0	-w	
GIC_SH_SMASK95_64	32	0	-w	
GIC_SH_SMASK127_96	32	0	-w	
GIC_SH_SMASK159_128	32	0	-w	
GIC_SH_SMASK191_160	32	0	-w	
GIC_SH_SMASK223_192	32	0	-w	
GIC_SH_SMASK255_224	32	0	-w	
GIC_SH_MASK31_0	32	0	r-	
GIC_SH_MASK63_32	32	0	r-	
GIC_SH_MASK95_64	32	0	r-	
GIC_SH_MASK127_96	32	0	r-	
GIC_SH_MASK159_128	32	0	r-	
GIC_SH_MASK191_160	32	0	r-	
GIC_SH_MASK223_192	32	0	r-	

GIC_SH_MASK255_224	32	0	r-	
GIC_SH_PEND31_0	32	0	r-	
GIC_SH_PEND63_32	32	0	r-	
GIC_SH_PEND95_64	32	0	r-	
GIC_SH_PEND127_96	32	0	r-	
GIC_SH_PEND159_128	32	0	r-	
GIC_SH_PEND191_160	32	0	r-	
GIC_SH_PEND223_192	32	0	r-	
GIC_SH_PEND255_224	32	0	r-	
GIC_SH_MAP000_PIN	32	80000000	rw	
GIC_SH_MAP001_PIN	32	80000000	rw	
GIC_SH_MAP002_PIN	32	80000000	rw	
GIC_SH_MAP003_PIN	32	80000000	rw	
GIC_SH_MAP004_PIN	32	80000000	rw	
GIC_SH_MAP005_PIN	32	80000000	rw	
GIC_SH_MAP006_PIN	32	80000000	rw	
GIC_SH_MAP007_PIN	32	80000000	rw	
GIC_SH_MAP008_PIN	32	80000000	rw	
GIC_SH_MAP009_PIN	32	80000000	rw	
GIC_SH_MAP010_PIN	32	80000000	rw	
GIC_SH_MAP011_PIN	32	80000000	rw	
GIC_SH_MAP012_PIN	32	80000000	rw	
GIC_SH_MAP013_PIN	32	80000000	rw	
GIC_SH_MAP014_PIN	32	80000000	+	
GIC_SH_MAP015_PIN	32	80000000	rw	
GIC_SH_MAP016_PIN	32	80000000	rw	
GIC_SH_MAP010_PIN	32	80000000	rw	
	32		rw	
GIC_SH_MAP018_PIN		80000000	rw	
GIC_SH_MAP019_PIN	32	80000000	rw	
GIC_SH_MAP020_PIN	32	80000000	rw	
GIC_SH_MAP021_PIN	32	80000000	rw	
GIC_SH_MAP022_PIN	32	80000000	rw	
GIC_SH_MAP023_PIN	32	80000000	rw	
GIC_SH_MAP024_PIN	32	80000000	rw	
GIC_SH_MAP025_PIN	32	80000000	rw	
GIC_SH_MAP026_PIN	32	80000000	rw	
GIC_SH_MAP027_PIN	32	80000000	rw	
GIC_SH_MAP028_PIN	32	80000000	rw	
GIC_SH_MAP029_PIN	32	80000000	rw	
GIC_SH_MAP030_PIN	32	80000000	rw	
GIC_SH_MAP031_PIN	32	80000000	rw	
GIC_SH_MAP032_PIN	32	80000000	rw	
GIC_SH_MAP033_PIN	32	80000000	rw	
GIC_SH_MAP034_PIN	32	80000000	rw	
GIC_SH_MAP035_PIN	32	80000000	rw	
GIC_SH_MAP036_PIN	32	80000000	rw	
GIC_SH_MAP037_PIN	32	80000000	rw	
GIC_SH_MAP038_PIN	32	80000000	rw	
GIC_SH_MAP039_PIN	32	80000000	rw	
GIC_SH_MAP040_PIN	32	0	rw	
GIC_SH_MAP041_PIN	32	0	rw	
GIC_SH_MAP042_PIN	32	0	rw	
GIC_SH_MAP043_PIN	32	0	rw	
GIC_SH_MAP044_PIN	32	0	rw	
GIC_SH_MAP045_PIN	32	0	rw	
GIC_SH_MAP046_PIN	32	0	rw	
510-511-1111 010-1111	1 32	_ ~	1 **	<u> </u>

		1		
GIC_SH_MAP047_PIN	32	0	rw	
GIC_SH_MAP048_PIN	32	0	rw	
GIC_SH_MAP049_PIN	32	0	rw	
GIC_SH_MAP050_PIN	32	0	rw	
GIC_SH_MAP051_PIN	32	0	rw	
GIC_SH_MAP052_PIN	32	0	rw	
GIC_SH_MAP053_PIN	32	0	rw	
GIC_SH_MAP054_PIN	32	0	rw	
GIC_SH_MAP055_PIN	32	0	rw	
GIC_SH_MAP056_PIN	32	0	rw	
GIC_SH_MAP057_PIN	32	0	rw	
GIC_SH_MAP058_PIN	32	0	rw	
GIC_SH_MAP059_PIN	32	0	rw	
GIC_SH_MAP060_PIN	32	0	rw	
GIC_SH_MAP061_PIN	32	0	rw	
GIC_SH_MAP062_PIN	32	0		
GIC-SH-MAP063-PIN	32	0	rw	
	32	0	rw	
GIC_SH_MAP064_PIN		-	rw	
GIC_SH_MAP065_PIN	32	0	rw	
GIC_SH_MAP066_PIN	32	0	rw	
GIC_SH_MAP067_PIN	32	0	rw	
GIC_SH_MAP068_PIN	32	0	rw	
GIC_SH_MAP069_PIN	32	0	rw	
GIC_SH_MAP070_PIN	32	0	rw	
GIC_SH_MAP071_PIN	32	0	rw	
GIC_SH_MAP072_PIN	32	0	rw	
GIC_SH_MAP073_PIN	32	0	rw	
GIC_SH_MAP074_PIN	32	0	rw	
GIC_SH_MAP075_PIN	32	0	rw	
GIC_SH_MAP076_PIN	32	0	rw	
GIC_SH_MAP077_PIN	32	0	rw	
GIC_SH_MAP078_PIN	32	0	rw	
GIC_SH_MAP079_PIN	32	0	rw	
GIC_SH_MAP080_PIN	32	0	rw	
GIC_SH_MAP081_PIN	32	0	rw	
GIC_SH_MAP082_PIN	32	0	rw	
GIC_SH_MAP083_PIN	32	0		
GIC_SH_MAP084_PIN	32	0	rw	
GIC_SH_MAP085_PIN	32	0	rw	
			rw	
GIC_SH_MAP086_PIN	32	0	rw	
GIC_SH_MAP087_PIN	32	0	rw	
GIC_SH_MAP088_PIN	32	0	rw	
GIC_SH_MAP089_PIN	32	0	rw	
GIC_SH_MAP090_PIN	32	0	rw	
GIC_SH_MAP091_PIN	32	0	rw	
GIC_SH_MAP092_PIN	32	0	rw	
GIC_SH_MAP093_PIN	32	0	rw	
GIC_SH_MAP094_PIN	32	0	rw	
GIC_SH_MAP095_PIN	32	0	rw	
GIC_SH_MAP096_PIN	32	0	rw	
GIC_SH_MAP097_PIN	32	0	rw	
GIC_SH_MAP098_PIN	32	0	rw	
GIC_SH_MAP099_PIN	32	0	rw	
GIC_SH_MAP100_PIN	32	0	rw	
GIC_SH_MAP101_PIN	32	0	rw	
GIC_SH_MAP102_PIN	32	0	rw	
G10_011_1/1/11 102_1 11V	1 92	· ·	T AA	

		т		
GIC_SH_MAP103_PIN	32	0	rw	
GIC_SH_MAP104_PIN	32	0	rw	
GIC_SH_MAP105_PIN	32	0	rw	
GIC_SH_MAP106_PIN	32	0	rw	
GIC_SH_MAP107_PIN	32	0	rw	
GIC_SH_MAP108_PIN	32	0	rw	
GIC_SH_MAP109_PIN	32	0	rw	
GIC_SH_MAP110_PIN	32	0	rw	
GIC_SH_MAP111_PIN	32	0	rw	
GIC_SH_MAP112_PIN	32	0	rw	
GIC_SH_MAP113_PIN	32	0	rw	
GIC_SH_MAP114_PIN	32	0	rw	
GIC_SH_MAP115_PIN	32	0	rw	
GIC_SH_MAP116_PIN	32	0	rw	
GIC_SH_MAP117_PIN	32	0	rw	
GIC_SH_MAP118_PIN	32	0	rw	
GIC SH MAP119 PIN	32	0	rw	
GIC_SH_MAP120_PIN	32	0	rw	
GIC_SH_MAP121_PIN	32	0		
GIC_SH_MAP121_PIN	32	0	rw	
			rw	
GIC_SH_MAP123_PIN	32	0	rw	
GIC_SH_MAP124_PIN	32	0	rw	
GIC_SH_MAP125_PIN	32	0	rw	
GIC_SH_MAP126_PIN	32	0	rw	
GIC_SH_MAP127_PIN	32	0	rw	
GIC_SH_MAP128_PIN	32	0	rw	
GIC_SH_MAP129_PIN	32	0	rw	
GIC_SH_MAP130_PIN	32	0	rw	
GIC_SH_MAP131_PIN	32	0	rw	
GIC_SH_MAP132_PIN	32	0	rw	
GIC_SH_MAP133_PIN	32	0	rw	
GIC_SH_MAP134_PIN	32	0	rw	
GIC_SH_MAP135_PIN	32	0	rw	
GIC_SH_MAP136_PIN	32	0	rw	
GIC_SH_MAP137_PIN	32	0	rw	
GIC_SH_MAP138_PIN	32	0	rw	
GIC_SH_MAP139_PIN	32	0	rw	
GIC_SH_MAP140_PIN	32	0	rw	
GIC_SH_MAP141_PIN	32	0	rw	
GIC_SH_MAP142_PIN	32	0	rw	
GIC_SH_MAP143_PIN	32	0	rw	
GIC_SH_MAP144_PIN	32	0	rw	
GIC_SH_MAP145_PIN	32	0		
GIC_SH_MAP146_PIN	32	0	rw	
GIC_SH_MAP146_PIN GIC_SH_MAP147_PIN	32	_	rw	
		0	rw	
GIC_SH_MAP148_PIN	32	0	rw	
GIC_SH_MAP149_PIN	32	0	rw	
GIC_SH_MAP150_PIN	32	0	rw	
GIC_SH_MAP151_PIN	32	0	rw	
GIC_SH_MAP152_PIN	32	0	rw	
GIC_SH_MAP153_PIN	32	0	rw	
GIC_SH_MAP154_PIN	32	0	rw	
GIC_SH_MAP155_PIN	32	0	rw	
GIC_SH_MAP156_PIN	32	0	rw	
GIC_SH_MAP157_PIN	32	0	rw	
GIC_SH_MAP158_PIN	32	0	rw	
	1	1		1

		т		
GIC_SH_MAP159_PIN	32	0	rw	
GIC_SH_MAP160_PIN	32	0	rw	
GIC_SH_MAP161_PIN	32	0	rw	
GIC_SH_MAP162_PIN	32	0	rw	
GIC_SH_MAP163_PIN	32	0	rw	
GIC_SH_MAP164_PIN	32	0	rw	
GIC_SH_MAP165_PIN	32	0	rw	
GIC_SH_MAP166_PIN	32	0	rw	
GIC_SH_MAP167_PIN	32	0	rw	
GIC_SH_MAP168_PIN	32	0	rw	
GIC_SH_MAP169_PIN	32	0	rw	
GIC_SH_MAP170_PIN	32	0	rw	
GIC_SH_MAP171_PIN	32	0	rw	
GIC_SH_MAP172_PIN	32	0	rw	
GIC_SH_MAP173_PIN	32	0	rw	
GIC_SH_MAP174_PIN	32	0	rw	
GIC_SH_MAP175_PIN	32	0	rw	
GIC_SH_MAP176_PIN	32	0	rw	
GIC_SH_MAP177_PIN	32	0	rw	
GIC_SH_MAP178_PIN	32	0	rw	
GIC_SH_MAP179_PIN	32	0	rw	
GIC_SH_MAP180_PIN	32	0	rw	
GIC_SH_MAP181_PIN	32	0	rw	
GIC_SH_MAP182_PIN	32	0	rw	
GIC_SH_MAP183_PIN	32	0	rw	
GIC_SH_MAP184_PIN	32	0	rw	
GIC_SH_MAP185_PIN	32	0	rw	
GIC_SH_MAP186_PIN	32	0	rw	
GIC_SH_MAP187_PIN	32	0	rw	
GIC_SH_MAP188_PIN	32	0	rw	
GIC_SH_MAP189_PIN	32	0	rw	
GIC_SH_MAP190_PIN	32	0	rw	
GIC_SH_MAP191_PIN	32	0		
GIC_SH_MAP192_PIN	32	0	rw	
GIC_SH_MAP192_FIN	32	0	rw	
GIC_SH_MAP193_FIN	32	_	rw	
0:- 0 -:0 -:	32	0	rw	
GIC_SH_MAP195_PIN	_	0	rw	
GIC_SH_MAP196_PIN	32	0	rw	
GIC_SH_MAP197_PIN	32	0	rw	
GIC_SH_MAP198_PIN	32	0	rw	
GIC_SH_MAP199_PIN	32	0	rw	
GIC_SH_MAP200_PIN	32	0	rw	
GIC_SH_MAP201_PIN	32	0	rw	
GIC_SH_MAP202_PIN	32	0	rw	
GIC_SH_MAP203_PIN	32	0	rw	
GIC_SH_MAP204_PIN	32	0	rw	
GIC_SH_MAP205_PIN	32	0	rw	
GIC_SH_MAP206_PIN	32	0	rw	
GIC_SH_MAP207_PIN	32	0	rw	
GIC_SH_MAP208_PIN	32	0	rw	
GIC_SH_MAP209_PIN	32	0	rw	
GIC_SH_MAP210_PIN	32	0	rw	
GIC_SH_MAP211_PIN	32	0	rw	
GIC_SH_MAP212_PIN	32	0	rw	
GIC_SH_MAP213_PIN	32	0	rw	
GIC_SH_MAP214_PIN	32	0	rw	
·		•		

GIC_SH_MAP215_PIN	32	0	rw	
GIC_SH_MAP216_PIN	32	0	rw	
GIC_SH_MAP217_PIN	32	0	rw	
GIC_SH_MAP218_PIN	32	0	rw	
GIC_SH_MAP219_PIN	32	0	rw	
GIC_SH_MAP220_PIN	32	0	rw	
GIC_SH_MAP221_PIN	32	0	rw	
GIC_SH_MAP222_PIN	32	0	rw	
GIC_SH_MAP223_PIN	32	0	rw	
GIC SH MAP224 PIN	32	0	rw	
GIC_SH_MAP225_PIN	32	0	rw	
GIC_SH_MAP226_PIN	32	0	rw	
GIC_SH_MAP227_PIN	32	0	rw	
GIC_SH_MAP228_PIN	32	0	rw	
GIC_SH_MAP229_PIN	32	0	rw	
GIC_SH_MAP230_PIN	32	0		
GIC_SH_MAP231_PIN	32	0	rw	
GIC_SH_MAP232_PIN	32	0	rw	
GIC_SH_MAP233_PIN	32		rw	
GIC_SH_MAP233_PIN GIC_SH_MAP234_PIN	32	0	rw	
GIC_SH_MAP235_PIN	32	0	rw	
GIC_SH_MAP235_PIN GIC_SH_MAP236_PIN	_	_	rw	
0:- 0 -:0 -:0 -::-	32	0	rw	
GIC_SH_MAP237_PIN	32	0	rw	
GIC_SH_MAP238_PIN	32	0	rw	
GIC_SH_MAP239_PIN	32	0	rw	
GIC_SH_MAP240_PIN	32	0	rw	
GIC_SH_MAP241_PIN	32	0	rw	
GIC_SH_MAP242_PIN	32	0	rw	
GIC_SH_MAP243_PIN	32	0	rw	
GIC_SH_MAP244_PIN	32	0	rw	
GIC_SH_MAP245_PIN	32	0	rw	
GIC_SH_MAP246_PIN	32	0	rw	
GIC_SH_MAP247_PIN	32	0	rw	
GIC_SH_MAP248_PIN	32	0	rw	
GIC_SH_MAP249_PIN	32	0	rw	
GIC_SH_MAP250_PIN	32	0	rw	
GIC_SH_MAP251_PIN	32	0	rw	
GIC_SH_MAP252_PIN	32	0	rw	
GIC_SH_MAP253_PIN	32	0	rw	
GIC_SH_MAP254_PIN	32	0	rw	
GIC_SH_MAP255_PIN	32	0	rw	
GIC_SH_MAP000_VPE31_0	32	0	rw	
GIC_SH_MAP001_VPE31_0	32	0	rw	
GIC_SH_MAP002_VPE31_0	32	0	rw	
GIC_SH_MAP003_VPE31_0	32	0	rw	
GIC_SH_MAP004_VPE31_0	32	0	rw	
GIC_SH_MAP005_VPE31_0	32	0	rw	
GIC_SH_MAP006_VPE31_0	32	0	rw	
GIC_SH_MAP007_VPE31_0	32	0	rw	
GIC_SH_MAP008_VPE31_0	32	0	rw	
GIC_SH_MAP009_VPE31_0	32	0	rw	
GIC_SH_MAP010_VPE31_0	32	0	rw	
GIC_SH_MAP011_VPE31_0	32	0	rw	
GIC_SH_MAP012_VPE31_0	32	0	rw	
GIC_SH_MAP013_VPE31_0	32	0	rw	
GIC_SH_MAP014_VPE31_0	32	0	rw	
5-5-5-11-11-51-1-51-10		<u> </u>	- "	<u> </u>

GIC_SH_MAP015_VPE31_0	32	0	rw	
GIC_SH_MAP016_VPE31_0	32	0	rw	
GIC_SH_MAP017_VPE31_0	32	0	rw	
GIC_SH_MAP018_VPE31_0	32	0	rw	
GIC_SH_MAP019_VPE31_0	32	0	rw	
GIC_SH_MAP020_VPE31_0	32	0	rw	
GIC_SH_MAP021_VPE31_0	32	0	rw	
GIC_SH_MAP022_VPE31_0	32	0	rw	
GIC_SH_MAP023_VPE31_0	32	0	rw	
GIC_SH_MAP024_VPE31_0	32	0	rw	
GIC_SH_MAP025_VPE31_0	32	0	rw	
GIC_SH_MAP026_VPE31_0	32	0	rw	
GIC_SH_MAP027_VPE31_0	32	0	rw	
GIC_SH_MAP028_VPE31_0	32	0	rw	
GIC_SH_MAP029_VPE31_0	32	0	rw	
GIC_SH_MAP030_VPE31_0	32	0	rw	
GIC_SH_MAP031_VPE31_0	32	0	rw	
GIC_SH_MAP032_VPE31_0	32	0	rw	
GIC_SH_MAP033_VPE31_0	32	0		
GIC_SH_MAP033_VPE31_0 GIC_SH_MAP034_VPE31_0	32	0	rw	
GIC_SH_MAP035_VPE31_0	32	0	rw	
GIC_SH_MAP035_VPE31_0	32	_	rw	
GIC_SH_MAP036_VPE31_0	32	0	rw	
0.0000000000000000000000000000000000000	_	0	rw	
GIC_SH_MAP038_VPE31_0	32	0	rw	
GIC_SH_MAP039_VPE31_0	32	0	rw	
GIC_SH_MAP040_VPE31_0	32	0	rw	
GIC_SH_MAP041_VPE31_0	32	0	rw	
GIC_SH_MAP042_VPE31_0	32	0	rw	
GIC_SH_MAP043_VPE31_0	32	0	rw	
GIC_SH_MAP044_VPE31_0	32	0	rw	
GIC_SH_MAP045_VPE31_0	32	0	rw	
GIC_SH_MAP046_VPE31_0	32	0	rw	
GIC_SH_MAP047_VPE31_0	32	0	rw	
GIC_SH_MAP048_VPE31_0	32	0	rw	
GIC_SH_MAP049_VPE31_0	32	0	rw	
GIC_SH_MAP050_VPE31_0	32	0	rw	
GIC_SH_MAP051_VPE31_0	32	0	rw	
GIC_SH_MAP052_VPE31_0	32	0	rw	
GIC_SH_MAP053_VPE31_0	32	0	rw	
GIC_SH_MAP054_VPE31_0	32	0	rw	
GIC_SH_MAP055_VPE31_0	32	0	rw	
GIC_SH_MAP056_VPE31_0	32	0	rw	
GIC_SH_MAP057_VPE31_0	32	0	rw	
GIC_SH_MAP058_VPE31_0	32	0	rw	
GIC_SH_MAP059_VPE31_0	32	0	rw	
GIC_SH_MAP060_VPE31_0	32	0	rw	
GIC_SH_MAP061_VPE31_0	32	0	rw	
GIC_SH_MAP062_VPE31_0	32	0	rw	
GIC_SH_MAP063_VPE31_0	32	0	rw	
GIC_SH_MAP064_VPE31_0	32	0	rw	
GIC_SH_MAP065_VPE31_0	32	0	rw	
GIC_SH_MAP066_VPE31_0	32	0	rw	
GIC_SH_MAP067_VPE31_0	32	0	rw	
GIC_SH_MAP068_VPE31_0	32	0	rw	
GIC_SH_MAP069_VPE31_0	32	0	rw	
GIC_SH_MAP070_VPE31_0	32	0	rw	

GIC_SH_MAP071_VPE31_0	32	0	rw	
GIC_SH_MAP072_VPE31_0	32	0	rw	
GIC_SH_MAP073_VPE31_0	32	0	rw	
GIC_SH_MAP074_VPE31_0	32	0	rw	
GIC_SH_MAP075_VPE31_0	32	0	rw	
GIC_SH_MAP076_VPE31_0	32	0	rw	
GIC_SH_MAP077_VPE31_0	32	0	rw	
GIC_SH_MAP078_VPE31_0	32	0	rw	
GIC_SH_MAP079_VPE31_0	32	0	rw	
GIC_SH_MAP080_VPE31_0	32	0	rw	
GIC_SH_MAP081_VPE31_0	32	0	rw	
GIC_SH_MAP082_VPE31_0	32	0	rw	
GIC_SH_MAP083_VPE31_0	32	0	rw	
GIC_SH_MAP084_VPE31_0	32	0	rw	
GIC_SH_MAP085_VPE31_0	32	0	rw	
GIC_SH_MAP086_VPE31_0	32	0	rw	
GIC_SH_MAP087_VPE31_0	32	0		
GIC_SH_MAP088_VPE31_0	32	0	rw	
GIC_SH_MAP089_VPE31_0	32	0	rw	
GIC_SH_MAP089_VPE31_0 GIC_SH_MAP090_VPE31_0	32	0	rw	
GIC_SH_MAP090_VPE31_0 GIC_SH_MAP091_VPE31_0	32	0	rw	
GIC_SH_MAP091_VPE31_0	32	_	rw	
GIC_SH_MAP092_VPE31_0	32	0	rw	
GIC_SH_MAP093_VPE31_0 GIC_SH_MAP094_VPE31_0	32	0	rw	
	_	0	rw	
GIC_SH_MAP095_VPE31_0	32	0	rw	
GIC_SH_MAP096_VPE31_0	32	0	rw	
GIC_SH_MAP097_VPE31_0	32	0	rw	
GIC_SH_MAP098_VPE31_0	32	0	rw	
GIC_SH_MAP099_VPE31_0	32	0	rw	
GIC_SH_MAP100_VPE31_0	32	0	rw	
GIC_SH_MAP101_VPE31_0	32	0	rw	
GIC_SH_MAP102_VPE31_0	32	0	rw	
GIC_SH_MAP103_VPE31_0	32	0	rw	
GIC_SH_MAP104_VPE31_0	32	0	rw	
GIC_SH_MAP105_VPE31_0	32	0	rw	
GIC_SH_MAP106_VPE31_0	32	0	rw	
GIC_SH_MAP107_VPE31_0	32	0	rw	
GIC_SH_MAP108_VPE31_0	32	0	rw	
GIC_SH_MAP109_VPE31_0	32	0	rw	
GIC_SH_MAP110_VPE31_0	32	0	rw	
GIC_SH_MAP111_VPE31_0	32	0	rw	
GIC_SH_MAP112_VPE31_0	32	0	rw	
GIC_SH_MAP113_VPE31_0	32	0	rw	
GIC_SH_MAP114_VPE31_0	32	0	rw	
GIC_SH_MAP115_VPE31_0	32	0	rw	
GIC_SH_MAP116_VPE31_0	32	0	rw	
GIC_SH_MAP117_VPE31_0	32	0	rw	
GIC_SH_MAP118_VPE31_0	32	0	rw	
GIC_SH_MAP119_VPE31_0	32	0	rw	
GIC_SH_MAP120_VPE31_0	32	0	rw	
GIC_SH_MAP121_VPE31_0	32	0	rw	
GIC_SH_MAP122_VPE31_0	32	0	rw	
GIC_SH_MAP123_VPE31_0	32	0	rw	
GIC_SH_MAP124_VPE31_0	32	0	rw	
GIC_SH_MAP125_VPE31_0	32	0	rw	
GIC_SH_MAP126_VPE31_0	32	0	rw	
		1		

GIC_SH_MAP127_VPE31_0	32	0	rw	
GIC_SH_MAP128_VPE31_0	32	0	rw	
GIC_SH_MAP129_VPE31_0	32	0	rw	
GIC_SH_MAP130_VPE31_0	32	0	rw	
GIC_SH_MAP131_VPE31_0	32	0	rw	
GIC_SH_MAP132_VPE31_0	32	0	rw	
GIC_SH_MAP133_VPE31_0	32	0	rw	
GIC_SH_MAP134_VPE31_0	32	0	rw	
GIC_SH_MAP135_VPE31_0	32	0	rw	
GIC SH MAP136 VPE31 0	32	0	rw	
GIC_SH_MAP137_VPE31_0	32	0	rw	
GIC_SH_MAP138_VPE31_0	32	0	rw	
GIC_SH_MAP139_VPE31_0	32	0	rw	
GIC_SH_MAP140_VPE31_0	32	0	rw	
GIC_SH_MAP141_VPE31_0	32	0		
GIC_SH_MAP142_VPE31_0	32	0	rw	
GIC_SH_MAP143_VPE31_0	32	0	rw	
	1 -	-	rw	
GIC_SH_MAP144_VPE31_0	32	0	rw	
GIC_SH_MAP145_VPE31_0	32	0	rw	
GIC_SH_MAP146_VPE31_0	32	0	rw	
GIC_SH_MAP147_VPE31_0	32	0	rw	
GIC_SH_MAP148_VPE31_0	32	0	rw	
GIC_SH_MAP149_VPE31_0	32	0	rw	
GIC_SH_MAP150_VPE31_0	32	0	rw	
GIC_SH_MAP151_VPE31_0	32	0	rw	
GIC_SH_MAP152_VPE31_0	32	0	rw	
GIC_SH_MAP153_VPE31_0	32	0	rw	
GIC_SH_MAP154_VPE31_0	32	0	rw	
GIC_SH_MAP155_VPE31_0	32	0	rw	
GIC_SH_MAP156_VPE31_0	32	0	rw	
GIC_SH_MAP157_VPE31_0	32	0	rw	
GIC_SH_MAP158_VPE31_0	32	0	rw	
GIC_SH_MAP159_VPE31_0	32	0	rw	
GIC_SH_MAP160_VPE31_0	32	0	rw	
GIC_SH_MAP161_VPE31_0	32	0	rw	
GIC_SH_MAP162_VPE31_0	32	0	rw	
GIC_SH_MAP163_VPE31_0	32	0	rw	
GIC_SH_MAP164_VPE31_0	32	0	rw	
GIC_SH_MAP165_VPE31_0	32	0	rw	
GIC_SH_MAP166_VPE31_0	32	0	rw	
GIC_SH_MAP167_VPE31_0	32	0	rw	
GIC_SH_MAP168_VPE31_0	32	0		
GIC_SH_MAP168_VPE31_0 GIC_SH_MAP169_VPE31_0	32		rw	
		0	rw	
GIC_SH_MAP170_VPE31_0	32	0	rw	
GIC_SH_MAP171_VPE31_0	_	0	rw	
GIC_SH_MAP172_VPE31_0	32	0	rw	
GIC_SH_MAP173_VPE31_0	32	0	rw	
GIC_SH_MAP174_VPE31_0	32	0	rw	
GIC_SH_MAP175_VPE31_0	32	0	rw	
GIC_SH_MAP176_VPE31_0	32	0	rw	
GIC_SH_MAP177_VPE31_0	32	0	rw	
GIC_SH_MAP178_VPE31_0	32	0	rw	
GIC_SH_MAP179_VPE31_0	32	0	rw	
GIC_SH_MAP180_VPE31_0	32	0	rw	
GIC_SH_MAP181_VPE31_0	32	0	rw	
GIC_SH_MAP182_VPE31_0	32	0	rw	
	1	1	i	1

		1		
GIC_SH_MAP183_VPE31_0	32	0	rw	
GIC_SH_MAP184_VPE31_0	32	0	rw	
GIC_SH_MAP185_VPE31_0	32	0	rw	
GIC_SH_MAP186_VPE31_0	32	0	rw	
GIC_SH_MAP187_VPE31_0	32	0	rw	
GIC_SH_MAP188_VPE31_0	32	0	rw	
GIC_SH_MAP189_VPE31_0	32	0	rw	
GIC_SH_MAP190_VPE31_0	32	0	rw	
GIC-SH_MAP191_VPE31_0	32	0	rw	
GIC SH MAP192 VPE31 0	32	0	rw	
GIC_SH_MAP193_VPE31_0	32	0	rw	
GIC_SH_MAP194_VPE31_0	32	0		
0.1 0 1011111111 10 11 1 1 1 1 1 1 1 1 1	32		rw	
GIC_SH_MAP195_VPE31_0	_	0	rw	
GIC_SH_MAP196_VPE31_0	32	0	rw	
GIC_SH_MAP197_VPE31_0	32	0	rw	
GIC_SH_MAP198_VPE31_0	32	0	rw	
GIC_SH_MAP199_VPE31_0	32	0	rw	
GIC_SH_MAP200_VPE31_0	32	0	rw	
GIC_SH_MAP201_VPE31_0	32	0	rw	
GIC_SH_MAP202_VPE31_0	32	0	rw	
GIC_SH_MAP203_VPE31_0	32	0	rw	
GIC_SH_MAP204_VPE31_0	32	0	rw	
GIC_SH_MAP205_VPE31_0	32	0	rw	
GIC_SH_MAP206_VPE31_0	32	0	rw	
GIC_SH_MAP207_VPE31_0	32	0	rw	
GIC_SH_MAP208_VPE31_0	32	0	rw	
GIC_SH_MAP209_VPE31_0	32	0	rw	
GIC_SH_MAP210_VPE31_0	32	0	rw	
GIC_SH_MAP211_VPE31_0	32	0	rw	
GIC_SH_MAP212_VPE31_0	32	0	rw	
GIC_SH_MAP213_VPE31_0	32	0	rw	
GIC_SH_MAP214_VPE31_0	32	0	rw	
GIC_SH_MAP215_VPE31_0	32	0	rw	
GIC_SH_MAP216_VPE31_0	32	0		
GIC_SH_MAP217_VPE31_0	32	0	rw	
			rw	
GIC_SH_MAP218_VPE31_0	32	0	rw	
GIC_SH_MAP219_VPE31_0	32	0	rw	
GIC_SH_MAP220_VPE31_0	32	0	rw	
GIC_SH_MAP221_VPE31_0	32	0	rw	
GIC_SH_MAP222_VPE31_0	32	0	rw	
GIC_SH_MAP223_VPE31_0	32	0	rw	
GIC_SH_MAP224_VPE31_0	32	0	rw	
GIC_SH_MAP225_VPE31_0	32	0	rw	
GIC_SH_MAP226_VPE31_0	32	0	rw	
GIC_SH_MAP227_VPE31_0	32	0	rw	
GIC_SH_MAP228_VPE31_0	32	0	rw	
GIC_SH_MAP229_VPE31_0	32	0	rw	
GIC_SH_MAP230_VPE31_0	32	0	rw	
GIC_SH_MAP231_VPE31_0	32	0	rw	
GIC_SH_MAP232_VPE31_0	32	0	rw	
GIC_SH_MAP233_VPE31_0	32	0	rw	
GIC_SH_MAP234_VPE31_0	32	0	rw	
GIC_SH_MAP235_VPE31_0	32	0	rw	
GIC_SH_MAP236_VPE31_0	32	0	rw	
GIC_SH_MAP237_VPE31_0	32	0	rw	
GIC_SH_MAP238_VPE31_0	32	0	rw	
G10_D11_W171 200_V1 E01_0	1 02	9	T AA	

GIC_SH_MAP239_VPE31_0	32	0	rw	
GIC_SH_MAP240_VPE31_0	32	0	rw	
GIC_SH_MAP241_VPE31_0	32	0	rw	
GIC_SH_MAP242_VPE31_0	32	0	rw	
GIC_SH_MAP243_VPE31_0	32	0	rw	
GIC_SH_MAP244_VPE31_0	32	0	rw	
GIC_SH_MAP245_VPE31_0	32	0	rw	
GIC_SH_MAP246_VPE31_0	32	0	rw	
GIC_SH_MAP247_VPE31_0	32	0	rw	
GIC_SH_MAP248_VPE31_0	32	0	rw	
GIC_SH_MAP249_VPE31_0	32	0	rw	
GIC_SH_MAP250_VPE31_0	32	0	rw	
GIC_SH_MAP251_VPE31_0	32	0	rw	
GIC_SH_MAP252_VPE31_0	32	0	rw	
GIC_SH_MAP253_VPE31_0	32	0	rw	
GIC_SH_MAP254_VPE31_0	32	0	rw	
GIC_SH_MAP255_VPE31_0	32	0		
GIC_SH_MAP000_VPE63_32	32	0	rw	
GIC_SH_MAP001_VPE63_32	32	0	rw	
GIC_SH_MAP001_VPE63_32 GIC_SH_MAP002_VPE63_32	32	0	rw	
GIC_SH_MAP002_VPE63_32 GIC_SH_MAP003_VPE63_32	32	0	rw	
GIC_SH_MAP003_VPE03_32	32	_	rw	
GIC_SH_MAP004_VPE63_32	32	0	rw	
GIC_SH_MAP005_VPE63_32 GIC_SH_MAP006_VPE63_32	32	0	rw	
	_	0	rw	
GIC_SH_MAP007_VPE63_32	32	0	rw	
GIC_SH_MAP008_VPE63_32	32	0	rw	
GIC_SH_MAP009_VPE63_32	32	0	rw	
GIC_SH_MAP010_VPE63_32	32	0	rw	
GIC_SH_MAP011_VPE63_32	32	0	rw	
GIC_SH_MAP012_VPE63_32	32	0	rw	
GIC_SH_MAP013_VPE63_32	32	0	rw	
GIC_SH_MAP014_VPE63_32	32	0	rw	
GIC_SH_MAP015_VPE63_32	32	0	rw	
GIC_SH_MAP016_VPE63_32	32	0	rw	
GIC_SH_MAP017_VPE63_32	32	0	rw	
GIC_SH_MAP018_VPE63_32	32	0	rw	
GIC_SH_MAP019_VPE63_32	32	0	rw	
GIC_SH_MAP020_VPE63_32	32	0	rw	
GIC_SH_MAP021_VPE63_32	32	0	rw	
GIC_SH_MAP022_VPE63_32	32	0	rw	
GIC_SH_MAP023_VPE63_32	32	0	rw	
GIC_SH_MAP024_VPE63_32	32	0	rw	
GIC_SH_MAP025_VPE63_32	32	0	rw	
GIC_SH_MAP026_VPE63_32	32	0	rw	
GIC_SH_MAP027_VPE63_32	32	0	rw	
GIC_SH_MAP028_VPE63_32	32	0	rw	
GIC_SH_MAP029_VPE63_32	32	0	rw	
GIC_SH_MAP030_VPE63_32	32	0	rw	
GIC_SH_MAP031_VPE63_32	32	0	rw	
GIC_SH_MAP032_VPE63_32	32	0	rw	
GIC_SH_MAP033_VPE63_32	32	0	rw	
GIC_SH_MAP034_VPE63_32	32	0	rw	
GIC_SH_MAP035_VPE63_32	32	0	rw	
GIC_SH_MAP036_VPE63_32	32	0	rw	
GIC_SH_MAP037_VPE63_32	32	0	rw	
GIC_SH_MAP038_VPE63_32	32	0	rw	
		-		

GIC_SH_MAP039_VPE63_32	32	0	rw	
GIC_SH_MAP040_VPE63_32	32	0	rw	
GIC_SH_MAP041_VPE63_32	32	0	rw	
GIC_SH_MAP042_VPE63_32	32	0	rw	
GIC_SH_MAP043_VPE63_32	32	0	rw	
GIC_SH_MAP044_VPE63_32	32	0	rw	
GIC_SH_MAP045_VPE63_32	32	0	rw	
GIC_SH_MAP046_VPE63_32	32	0	rw	
GIC_SH_MAP047_VPE63_32	32	0	rw	
GIC_SH_MAP048_VPE63_32	32	0	rw	
GIC_SH_MAP049_VPE63_32	32	0	rw	
GIC_SH_MAP050_VPE63_32	32	0	rw	
GIC_SH_MAP051_VPE63_32	32	0	rw	
GIC_SH_MAP052_VPE63_32	32	0	rw	
GIC_SH_MAP053_VPE63_32	32	0	rw	
GIC_SH_MAP054_VPE63_32	32	0	rw	
GIC_SH_MAP055_VPE63_32	32	0		
GIC_SH_MAP056_VPE63_32	32	0	rw	
GIC_SH_MAP057_VPE63_32	32	0	rw	
GIC_SH_MAP057_VPE63_32 GIC_SH_MAP058_VPE63_32	32	0	rw	
GIC_SH_MAP058_VPE63_32 GIC_SH_MAP059_VPE63_32	32	0	rw	
GIC_SH_MAP069_VPE63_32	32	0	rw	
GIC_SH_MAP060_VPE63_32	32		rw	
GIC_SH_MAP061_VPE63_32 GIC_SH_MAP062_VPE63_32	32	0	rw	
	_	0	rw	
GIC_SH_MAP063_VPE63_32	32	0	rw	
GIC_SH_MAP064_VPE63_32	32	0	rw	
GIC_SH_MAP065_VPE63_32	32	0	rw	
GIC_SH_MAP066_VPE63_32	32	0	rw	
GIC_SH_MAP067_VPE63_32	32	0	rw	
GIC_SH_MAP068_VPE63_32	32	0	rw	
GIC_SH_MAP069_VPE63_32	32	0	rw	
GIC_SH_MAP070_VPE63_32	32	0	rw	
GIC_SH_MAP071_VPE63_32	32	0	rw	
GIC_SH_MAP072_VPE63_32	32	0	rw	
GIC_SH_MAP073_VPE63_32	32	0	rw	
GIC_SH_MAP074_VPE63_32	32	0	rw	
GIC_SH_MAP075_VPE63_32	32	0	rw	
GIC_SH_MAP076_VPE63_32	32	0	rw	
GIC_SH_MAP077_VPE63_32	32	0	rw	
GIC_SH_MAP078_VPE63_32	32	0	rw	
GIC_SH_MAP079_VPE63_32	32	0	rw	
GIC_SH_MAP080_VPE63_32	32	0	rw	
GIC_SH_MAP081_VPE63_32	32	0	rw	
GIC_SH_MAP082_VPE63_32	32	0	rw	
GIC_SH_MAP083_VPE63_32	32	0	rw	
GIC_SH_MAP084_VPE63_32	32	0	rw	
GIC_SH_MAP085_VPE63_32	32	0	rw	
GIC_SH_MAP086_VPE63_32	32	0	rw	
GIC_SH_MAP087_VPE63_32	32	0	rw	
GIC_SH_MAP088_VPE63_32	32	0	rw	
GIC_SH_MAP089_VPE63_32	32	0	rw	
GIC_SH_MAP090_VPE63_32	32	0	rw	
GIC_SH_MAP091_VPE63_32	32	0	rw	
GIC_SH_MAP092_VPE63_32	32	0	rw	
GIC_SH_MAP093_VPE63_32	32	0	rw	
GIC_SH_MAP094_VPE63_32	32	0	rw	
		1		

		1		
GIC_SH_MAP095_VPE63_32	32	0	rw	
GIC_SH_MAP096_VPE63_32	32	0	rw	
GIC_SH_MAP097_VPE63_32	32	0	rw	
GIC_SH_MAP098_VPE63_32	32	0	rw	
GIC_SH_MAP099_VPE63_32	32	0	rw	
GIC_SH_MAP100_VPE63_32	32	0	rw	
GIC_SH_MAP101_VPE63_32	32	0	rw	
GIC_SH_MAP102_VPE63_32	32	0	rw	
GIC_SH_MAP103_VPE63_32	32	0	rw	
GIC_SH_MAP104_VPE63_32	32	0	rw	
GIC_SH_MAP105_VPE63_32	32	0	rw	
GIC_SH_MAP106_VPE63_32	32	0	rw	
GIC_SH_MAP107_VPE63_32	32	0	rw	
GIC_SH_MAP108_VPE63_32	32	0	rw	
GIC_SH_MAP109_VPE63_32	32	0	rw	
GIC_SH_MAP110_VPE63_32	32	0	rw	
GIC SH MAP111 VPE63 32	32	0	rw	
GIC_SH_MAP112_VPE63_32	32	0	rw	
GIC_SH_MAP113_VPE63_32	32	0	rw	
GIC_SH_MAP114_VPE63_32	32	0	rw	
GIC_SH_MAP115_VPE63_32	32	0	rw	
GIC_SH_MAP116_VPE63_32	32	0	rw	
GIC_SH_MAP117_VPE63_32	32	0	rw	
GIC_SH_MAP118_VPE63_32	32	0	rw	
GIC_SH_MAP119_VPE63_32	32	0	rw	
GIC_SH_MAP120_VPE63_32	32	0	rw	
GIC_SH_MAP121_VPE63_32	32	0	rw	
GIC_SH_MAP122_VPE63_32	32	0	rw	
GIC_SH_MAP123_VPE63_32	32	0		
GIC_SH_MAP124_VPE63_32	32	0	rw	
GIC_SH_MAP125_VPE63_32	32	0	rw	
GIC_SH_MAP126_VPE63_32	32	0	rw	
GIC_SH_MAP127_VPE63_32	32	0	rw	
	32	-	rw	
GIC_SH_MAP128_VPE63_32	-	0	rw	
GIC_SH_MAP129_VPE63_32	32	0	rw	
GIC_SH_MAP130_VPE63_32	32	0	rw	
GIC_SH_MAP131_VPE63_32	32	0	rw	
GIC_SH_MAP132_VPE63_32	32	0	rw	
GIC_SH_MAP133_VPE63_32	32	0	rw	
GIC_SH_MAP134_VPE63_32	32	0	rw	
GIC_SH_MAP135_VPE63_32	32	0	rw	
GIC_SH_MAP136_VPE63_32	32	0	rw	
GIC_SH_MAP137_VPE63_32	32	0	rw	
GIC_SH_MAP138_VPE63_32	32	0	rw	
GIC_SH_MAP139_VPE63_32	32	0	rw	
GIC_SH_MAP140_VPE63_32	32	0	rw	
GIC_SH_MAP141_VPE63_32	32	0	rw	
GIC_SH_MAP142_VPE63_32	32	0	rw	
GIC_SH_MAP143_VPE63_32	32	0	rw	
GIC_SH_MAP144_VPE63_32	32	0	rw	
GIC_SH_MAP145_VPE63_32	32	0	rw	
GIC_SH_MAP146_VPE63_32	32	0	rw	
GIC_SH_MAP147_VPE63_32	32	0	rw	
GIC_SH_MAP148_VPE63_32	32	0	rw	
GIC_SH_MAP149_VPE63_32	32	0	rw	
GIC_SH_MAP150_VPE63_32	32	0	rw	

		1		
GIC_SH_MAP151_VPE63_32	32	0	rw	
GIC_SH_MAP152_VPE63_32	32	0	rw	
GIC_SH_MAP153_VPE63_32	32	0	rw	
GIC_SH_MAP154_VPE63_32	32	0	rw	
GIC_SH_MAP155_VPE63_32	32	0	rw	
GIC_SH_MAP156_VPE63_32	32	0	rw	
GIC_SH_MAP157_VPE63_32	32	0	rw	
GIC_SH_MAP158_VPE63_32	32	0	rw	
GIC_SH_MAP159_VPE63_32	32	0	rw	
GIC_SH_MAP160_VPE63_32	32	0	rw	
GIC_SH_MAP161_VPE63_32	32	0	rw	
GIC_SH_MAP162_VPE63_32	32	0	rw	
GIC_SH_MAP163_VPE63_32	32	0	rw	
GIC_SH_MAP164_VPE63_32	32	0	rw	
GIC_SH_MAP165_VPE63_32	32	0	rw	
GIC_SH_MAP166_VPE63_32	32	0	rw	
GIC_SH_MAP167_VPE63_32	32	0	rw	
GIC_SH_MAP168_VPE63_32	32	0		
GIC_SH_MAP169_VPE63_32	32	0	rw	
GIC_SH_MAP109_VPE63_32 GIC_SH_MAP170_VPE63_32	32	0	rw	
GIC_SH_MAP170_VPE63_32 GIC_SH_MAP171_VPE63_32	32	0	rw	
	_	_	rw	
GIC_SH_MAP172_VPE63_32	32	0	rw	
GIC_SH_MAP173_VPE63_32	32	0	rw	
GIC_SH_MAP174_VPE63_32	32	0	rw	
GIC_SH_MAP175_VPE63_32	32	0	rw	
GIC_SH_MAP176_VPE63_32	32	0	rw	
GIC_SH_MAP177_VPE63_32	32	0	rw	
GIC_SH_MAP178_VPE63_32	32	0	rw	
GIC_SH_MAP179_VPE63_32	32	0	rw	
GIC_SH_MAP180_VPE63_32	32	0	rw	
GIC_SH_MAP181_VPE63_32	32	0	rw	
GIC_SH_MAP182_VPE63_32	32	0	rw	
GIC_SH_MAP183_VPE63_32	32	0	rw	
GIC_SH_MAP184_VPE63_32	32	0	rw	
GIC_SH_MAP185_VPE63_32	32	0	rw	
GIC_SH_MAP186_VPE63_32	32	0	rw	
GIC_SH_MAP187_VPE63_32	32	0	rw	
GIC_SH_MAP188_VPE63_32	32	0	rw	
GIC_SH_MAP189_VPE63_32	32	0	rw	
GIC_SH_MAP190_VPE63_32	32	0	rw	
GIC_SH_MAP191_VPE63_32	32	0	rw	
GIC_SH_MAP192_VPE63_32	32	0	rw	
GIC_SH_MAP193_VPE63_32	32	0		
GIC_SH_MAP195_VPE05_52 GIC_SH_MAP194_VPE63_32	32	0	rw	
	32	-	rw	
GIC_SH_MAP195_VPE63_32	_	0	rw	
GIC_SH_MAP196_VPE63_32	32	0	rw	
GIC_SH_MAP197_VPE63_32	32	0	rw	
GIC_SH_MAP198_VPE63_32	32	0	rw	
GIC_SH_MAP199_VPE63_32	32	0	rw	
GIC_SH_MAP200_VPE63_32	32	0	rw	
GIC_SH_MAP201_VPE63_32	32	0	rw	
GIC_SH_MAP202_VPE63_32	32	0	rw	
GIC_SH_MAP203_VPE63_32	32	0	rw	
GIC_SH_MAP204_VPE63_32	32	0	rw	
GIC_SH_MAP205_VPE63_32	32	0	rw	
GIC_SH_MAP206_VPE63_32	32	0	rw	
		I .	1	1

GIC_SH_MAP207_VPE63_32	32	0	rw	
GIC_SH_MAP208_VPE63_32	32	0	rw	
GIC_SH_MAP209_VPE63_32	32	0	rw	
GIC_SH_MAP210_VPE63_32	32	0	rw	
GIC_SH_MAP211_VPE63_32	32	0	rw	
GIC_SH_MAP212_VPE63_32	32	0	rw	
GIC_SH_MAP213_VPE63_32	32	0	rw	
GIC_SH_MAP214_VPE63_32	32	0	rw	
GIC_SH_MAP215_VPE63_32	32	0	rw	
GIC_SH_MAP216_VPE63_32	32	0	rw	
GIC_SH_MAP217_VPE63_32	32	0	rw	
GIC_SH_MAP218_VPE63_32	32	0	rw	
GIC_SH_MAP219_VPE63_32	32	0	rw	
GIC_SH_MAP220_VPE63_32	32	0	rw	
GIC_SH_MAP221_VPE63_32	32	0	rw	
GIC_SH_MAP222_VPE63_32	32	0	rw	
GIC_SH_MAP223_VPE63_32	32	0	rw	
GIC SH MAP224 VPE63 32	32	0	rw	
GIC_SH_MAP225_VPE63_32	32	0		
GIC_SH_MAP226_VPE63_32	32	0	rw	
GIC SH MAP227 VPE63 32	32	0	rw	
GIC_SH_MAP228_VPE63_32	32		rw	
GIC_SH_MAP229_VPE63_32	32	0	rw	
	_	0	rw	
GIC_SH_MAP230_VPE63_32	32	0	rw	
GIC_SH_MAP231_VPE63_32	32	0	rw	
GIC_SH_MAP232_VPE63_32	32	0	rw	
GIC_SH_MAP233_VPE63_32	32	0	rw	
GIC_SH_MAP234_VPE63_32	32	0	rw	
GIC_SH_MAP235_VPE63_32	32	0	rw	
GIC_SH_MAP236_VPE63_32	32	0	rw	
GIC_SH_MAP237_VPE63_32	32	0	rw	
GIC_SH_MAP238_VPE63_32	32	0	rw	
GIC_SH_MAP239_VPE63_32	32	0	rw	
GIC_SH_MAP240_VPE63_32	32	0	rw	
GIC_SH_MAP241_VPE63_32	32	0	rw	
GIC_SH_MAP242_VPE63_32	32	0	rw	
GIC_SH_MAP243_VPE63_32	32	0	rw	
GIC_SH_MAP244_VPE63_32	32	0	rw	
GIC_SH_MAP245_VPE63_32	32	0	rw	
GIC_SH_MAP246_VPE63_32	32	0	rw	
GIC_SH_MAP247_VPE63_32	32	0	rw	
GIC_SH_MAP248_VPE63_32	32	0	rw	
GIC_SH_MAP249_VPE63_32	32	0	rw	
GIC_SH_MAP250_VPE63_32	32	0	rw	
GIC_SH_MAP251_VPE63_32	32	0	rw	
GIC_SH_MAP252_VPE63_32	32	0	rw	
GIC_SH_MAP253_VPE63_32	32	0	rw	
GIC_SH_MAP254_VPE63_32	32	0	rw	
GIC_SH_MAP255_VPE63_32	32	0	rw	
GIC_VB_DINT_SEND	32	0	-w	
GIC_VPE_CTL	32	a	rw	
GIC_VPE_PEND	32	0	r-	
GIC_VPE_MASK	32	7f	r-	
GIC_VPE_RMASK	32	0	-w	
GIC_VPE_SMASK	32	0	-w	
GIC_VPE_WD_MAP	32	40000000	rw	
				1

GIC_VPE_COMPARE_MAP	32	80000000	rw	
GIC_VPE_TIMER_MAP	32	80000005	rw	
GIC_VPE_FDC_MAP	32	80000005	rw	
GIC_VPE_PERFCTR_MAP	32	80000005	rw	
GIC_VPE_SWInt0_MAP	32	80000000	rw	
GIC_VPE_SWInt1_MAP	32	80000000	rw	
GIC_VPE_OTHER_ADDRESS	32	0	rw	
GIC_VPE_IDENT	32	0	r-	
GIC_VPE_WD_CONFIG	32	0	rw	
GIC_VPE_WD_COUNT	32	0	r-	
GIC_VPE_WD_INITIAL	32	0	rw	
GIC_VPE_CompareLo	32	fffffff	rw	
GIC_VPE_CompareHi	32	fffffff	rw	
GIC_VPE_EICSS00	32	0	rw	
GIC_VPE_EICSS01	32	0	rw	
GIC_VPE_EICSS02	32	0	rw	
GIC_VPE_EICSS03	32	0		
GIC_VPE_EICSS04	32	0	rw rw	
GIC_VPE_EICSS04	32	0		
GIC_VPE_EICSS05	32	0	rw	
GIC_VPE_EICSS07	32	0	rw	
GIC_VPE_EICSS07	32	0	rw	
GIC_VPE_EICSS09	32	-	rw	
I .	_	0	rw	
GIC_VPE_EICSS10	32	0	rw	
GIC_VPE_EICSS11	32	0	rw	
GIC_VPE_EICSS12	32	0	rw	
GIC_VPE_EICSS13	32	0	rw	
GIC_VPE_EICSS14	32	0	rw	
GIC_VPE_EICSS15	32	0	rw	
GIC_VPE_EICSS16	32	0	rw	
GIC_VPE_EICSS17	32	0	rw	
GIC_VPE_EICSS18	32	0	rw	
GIC_VPE_EICSS19	32	0	rw	
GIC_VPE_EICSS20	32	0	rw	
GIC_VPE_EICSS21	32	0	rw	
GIC_VPE_EICSS22	32	0	rw	
GIC_VPE_EICSS23	32	0	rw	
GIC_VPE_EICSS24	32	0	rw	
GIC_VPE_EICSS25	32	0	rw	
GIC_VPE_EICSS26	32	0	rw	
GIC_VPE_EICSS27	32	0	rw	
GIC_VPE_EICSS28	32	0	rw	
GIC_VPE_EICSS29	32	0	rw	
GIC_VPE_EICSS30	32	0	rw	
GIC_VPE_EICSS31	32	0	rw	
GIC_VPE_EICSS32	32	0	rw	
GIC_VPE_EICSS33	32	0	rw	
GIC_VPE_EICSS34	32	0	rw	
GIC_VPE_EICSS35	32	0	rw	
GIC_VPE_EICSS36	32	0	rw	
GIC_VPE_EICSS37	32	0	rw	
GIC_VPE_EICSS38	32	0	rw	
GIC_VPE_EICSS39	32	0	rw	
GIC_VPE_EICSS40	32	0	rw	
GIC_VPE_EICSS41	32	0	rw	
GIC_VPE_EICSS42	32	0	rw	

GIC_VPE_EICSS43	32	0	rw	
GIC_VPE_EICSS44	32	0	rw	
GIC_VPE_EICSS45	32	0	rw	
GIC_VPE_EICSS46	32	0	rw	
GIC_VPE_EICSS47	32	0	rw	
GIC_VPE_EICSS48	32	0	rw	
GIC_VPE_EICSS49	32	0	rw	
GIC_VPE_EICSS50	32	0	rw	
GIC_VPE_EICSS51	32	0	rw	
GIC_VPE_EICSS52	32	0	rw	
GIC_VPE_EICSS53	32	0	rw	
GIC_VPE_EICSS54	32	0	rw	
GIC_VPE_EICSS55	32	0	rw	
GIC_VPE_EICSS56	32	0	rw	
GIC_VPE_EICSS57	32	0	rw	
GIC_VPE_EICSS58	32	0	rw	
GIC_VPE_EICSS59	32	0	rw	
GIC_VPE_EICSS60	32	0	rw	
GIC_VPE_EICSS61	32	0	rw	
GIC_VPE_EICSS62	32	0	rw	
GIC_VPE_EICSS63	32	0	rw	
GIC_Vx_DINT_PART	32	1	rw	
GIC_Cx_BRK_GROUP	32	0	rw	
GIC_VPE_CTL	32	a	rw	
GIC_VPE_PEND	32	0	r-	
GIC_VPE_MASK	32	7f	r-	
GIC_VPE_RMASK	32	0	-W	
GIC_VPE_SMASK	32	0	-W	
GIC_VPE_WD_MAP	32	40000000	rw	
GIC_VPE_COMPARE_MAP	32	8000000	rw	
GIC_VPE_TIMER_MAP	32	80000005	rw	
GIC_VPE_FDC_MAP	32	80000005	rw	
GIC_VPE_PERFCTR_MAP	32	80000005	rw	
GIC_VPE_SWInt0_MAP	32	80000000	rw	
GIC_VPE_SWInt1_MAP	32	8000000	rw	
GIC_VPE_OTHER_ADDRESS	32	0		
GIC_VPE_IDENT	32	0	rw	
GIC_VPE_MD_CONFIG	32	0	r-	
GIC_VPE_WD_COUNT	32	0	rw	
GIC_VPE_WD_INITIAL	32	0	r-	
GIC_VPE_WD_INTTAL GIC_VPE_CompareLo	32	fffffff	rw	
GIC_VPE_CompareHi	32	ffffff	rw	
GIC_VPE_EICSS00	32		rw	
GIC_VPE_EICSS00	32	0	rw	
GIC_VPE_EICSS01 GIC_VPE_EICSS02	32	0	rw	
	32	0	rw	
GIC_VPE_EICSS03		0	rw	
GIC_VPE_EICSS04	32	0	rw	
GIC_VPE_EICSS05	32	0	rw	
GIC_VPE_EICSS06	32	0	rw	
GIC_VPE_EICSS07	32	0	rw	
GIC_VPE_EICSS08	32	0	rw	
GIC_VPE_EICSS09	32	0	rw	
GIC_VPE_EICSS10	32	0	rw	
GIC_VPE_EICSS11	32	0	rw	
GIC_VPE_EICSS12	32	0	rw	
GIC_VPE_EICSS13	32	0	rw	

CIC VDE EICCC14	20	0		
GIC_VPE_EICSS14	32	0	rw	
GIC_VPE_EICSS15	32	-	rw	
GIC_VPE_EICSS16 GIC_VPE_EICSS17	32	0	rw	
GIC_VPE_EICSS17 GIC_VPE_EICSS18	32	0	rw	
GIC_VPE_EICSS18	32	0	rw	
		0	rw	
GIC_VPE_EICSS20	32	0	rw	
GIC_VPE_EICSS21	32	0	rw	
GIC_VPE_EICSS22	32	0	rw	
GIC_VPE_EICSS23	32	0	rw	
GIC_VPE_EICSS24	32	0	rw	
GIC_VPE_EICSS25	32	0	rw	
GIC_VPE_EICSS26	32	0	rw	
GIC_VPE_EICSS27	32	0	rw	
GIC_VPE_EICSS28	32	0	rw	
GIC_VPE_EICSS29	32	0	rw	
GIC_VPE_EICSS30	32	0	rw	
GIC_VPE_EICSS31	32	0	rw	
GIC_VPE_EICSS32	32	0	rw	
GIC_VPE_EICSS33	32	0	rw	
GIC_VPE_EICSS34	32	0	rw	
GIC_VPE_EICSS35	32	0	rw	
GIC_VPE_EICSS36	32	0	rw	
GIC_VPE_EICSS37	32	0	rw	
GIC_VPE_EICSS38	32	0	rw	
GIC_VPE_EICSS39	32	0	rw	
GIC_VPE_EICSS40	32	0	rw	
GIC_VPE_EICSS41	32	0	rw	
GIC_VPE_EICSS42	32	0	rw	
GIC_VPE_EICSS43	32	0	rw	
GIC_VPE_EICSS44	32	0	rw	
GIC_VPE_EICSS45	32	0	rw	
GIC_VPE_EICSS46	32	0	rw	
GIC_VPE_EICSS47	32	0	rw	
GIC_VPE_EICSS48	32	0	rw	
GIC_VPE_EICSS49	32	0	rw	
GIC_VPE_EICSS50	32	0	rw	
GIC_VPE_EICSS51	32	0	rw	
GIC_VPE_EICSS52	32	0	rw	
GIC_VPE_EICSS53	32	0	rw	
GIC_VPE_EICSS54	32	0	rw	
GIC_VPE_EICSS55	32	0	rw	
GIC_VPE_EICSS56	32	0	rw	
GIC_VPE_EICSS57	32	0	rw	
GIC_VPE_EICSS58	32	0	rw	
GIC_VPE_EICSS59	32	0	rw	
GIC_VPE_EICSS60	32	0	rw	
GIC_VPE_EICSS61	32	0	rw	
GIC_VPE_EICSS62	32	0	rw	
GIC_VPE_EICSS63	32	0	rw	
GIC_Vx_DINT_PART	32	1	rw	
GIC_Cx_BRK_GROUP	32	0	rw	
GIC_CounterLoUser	32	0	r-	
GIC_CounterHiUser	32	0	r-	
310_00011110501	1 02	-	1-	

Table 13.12: Registers at level 4, type:TC group:CMP_GIC

13.4.8 Integration_support

Registers at level:4, type:TC group:Integration_support

Name	Bits	Initial-Hex	RW	Description
stop	32	0	rw	write with non-zero to stop processor

Table 13.13: Registers at level 4, type:TC group:Integration_support