

RISC-V Model Custom Extension Guide

Imperas Software Limited

Imperas Buildings, North Weston, Thame, Oxfordshire, OX9 2HA, UK docs@imperas.com



Author:	Imperas Software Limited	
Version:	1.14	
Filename:	OVP_RISCV_Model_Custom_Extension_Guide.doc	
Project:	RISC-V Model Custom Extension Guide	
Last Saved:	Monday, 22 November 2021	
Keywords:		

Copyright Notice

Copyright © 2021 Imperas Software Limited All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Table of Contents

1	Ir	ntroduction	7
2	В	uilding a RISC-V Model	8
	2.1	Introduction	8
	2.2	USING LOCAL RISC-V MODEL SOURCE DIRECTORY	8
	2.3	USING VLNV LIBRARY RISC-V MODEL SOURCE	8
	2.4	USING A LINKED MODEL	9
3	Ir	ntroduction to Custom Extensions with Linked Model	10
	3.1	LINKED MODEL CREATION	10
	3.2	CUSTOM CONFIGURATION OPTIONS.	
	3.3	ADDING CUSTOM INSTRUCTIONS	10
	3.4	ADDING CUSTOM CSRs	
	3.5	ADDING CUSTOM EXCEPTIONS	
	3.6	ADDING CUSTOM LOCAL INTERRUPTS	
	3.7	ADDING CUSTOM FIFO PORTS	
	3.8	ADDING TRANSACTIONAL MEMORY	
	3.9	BUILDING THE LINKED MODEL	10
4	L	inked Model Creation	12
	4.1	FILE EXTENSIONCONFIG.H	13
	4.2	FILE RISCVINFO.C.	13
	4.3	FILE RISCVCONFIGLIST.C	14
5	C	ustom Configuration Options	16
	5.1	FUNDAMENTAL CONFIGURATION	20
	5.2	INTERRUPTS AND EXCEPTIONS	
	5.3	INSTRUCTION AND CSR BEHAVIOR	
		CLIC	
		4.1 CLIC Fundamental Fields	
		4.2 CLIC Common Fields	
	5.5	4.3 CLIC Internal Fields	
	5.6	MEMORY SUBSYSTEM	
	5.7	FLOATING POINT	
		7.1 misa CSR D and F Bits	
	5.8	Vector Extension	
	5.9	BIT MANIPULATION EXTENSION	
	5.10	CRYPTOGRAPHIC EXTENSION	
		Hypervisor Extension	
	5.12	CODE SIZE REDUCTION EXTENSION	35
		DSP Extension	
	5.14	DEBUG MODE	37
		TRIGGER MODULE	
		MULTICORE VARIANTS	
		CSR DEFAULT VALUES	
		CSR MASKS	
6	A	dding Custom Instructions (addInstructions)	41
	6.1	INTERCEPT ATTRIBUTES	
	6.2	OBJECT TYPE AND CONSTRUCTOR	
	6.3	Instruction Decode	
	6.4	INSTRUCTION DISASSEMBLY	
	6.5	Instruction Translation	46

	6	5.1 Required VMI Morph-Time Function Knowledge	50
	6.6	EXAMPLE EXECUTION	51
7	A	dding Custom CSRs (addCSRs)	54
	7.1	CSR Type Definitions	54
	7.1	EXTENSION-SPECIFIC CONFIGURATION	
	7.3	INTERCEPT ATTRIBUTES	
	7.4	OBJECT TYPE AND CONSTRUCTOR	
	7.5	EXAMPLE EXECUTION	
8		dding Custom Exceptions (addExceptions)	
	8.1	EXCEPTION CODE	
	8.2 8.3	OBJECT TYPE AND CONSTRUCTOR	
	8.4	Instruction Decode	
	8.5	INSTRUCTION DISASSEMBLY	
	8.6	INSTRUCTION DISASSEMBLY INSTRUCTION TRANSLATION	
	8.7	EXAMPLE EXECUTION.	
9	A	dding Custom Local Interrupts (addLocalInterrupts)	
	9.1	ENABLING LOCAL INTERRUPT PORTS	
	9.2	INTERRUPT CODES	
	9.3	INTERCEPT ATTRIBUTES	
	9.4	OBJECT TYPE AND CONSTRUCTOR	
	9.5	EXAMPLE EXECUTION	79
10) A	dding Custom FIFOs (fifoExtensions)	81
	10.1	INTERCEPT ATTRIBUTES	81
		OBJECT TYPE AND CONSTRUCTOR	
	10.3	EXTENSION CSRs	83
	10.4	EXTENSION FIFO PORTS	86
		INSTRUCTION DECODE	
		Instruction Disassembly	
	10.7	Instruction Translation	88
11	A	dding Transactional Memory (tmExtensions)	91
	11.1	INTERCEPT ATTRIBUTES	91
		INTERCEPT PARAMETERS	
	11.3	OBJECT TYPE, CONSTRUCTOR AND POST-CONSTRUCTOR	93
		EXTENSION CSRs	
		CONTEXT SWITCH MONITOR (RISCVSWITCH)	
	11.6	TRANSACTIONAL LOAD AND STORE FUNCTIONS (RISCVTLOAD AND RISCVTSTORE)	97
	11.7	TRAP AND EXCEPTION RETURN NOTIFIERS (RISCVTRAPNOTIFIER AND RISCVERETNOTIFI	ER) 98
		Instruction Decode	
		INSTRUCTION DISASSEMBLY	
) Instruction Translation	
		1 MEMORY MODEL IMPLEMENTATION GUIDELINES	
12	2 A	ppendix: Standard Instruction Patterns	105
		PATTERN RVIP_RD_RS1_RS2	
		PATTERN RVIP_RD_RS1_SI	
		PATTERN RVIP_RD_RS1_SHIFT	
	12.4	PATTERN RVIP_RD_RS1_RS2_RS3	105
	12.5	PATTERN RVIP_RD_RS1_RS3_SHIFT	105
	12.6	PATTERN RVIP_FD_FS1_FS2	106

12.	7 PATTERN RVIP_FD_FS1_FS2_RM	106
12.	8 PATTERN RVIP_FD_FS1_FS2_FS3_RM	106
12.	9 PATTERN RVIP_RD_FS1_FS2	106
12.	10 PATTERN RVIP_VD_VS1_VS2_M	106
12.	11 PATTERN RVIP_VD_VS1_SI_M	106
12.	12 PATTERN RVIP_VD_VS1_UI_M	107
12.	13 PATTERN RVIP_VD_VS1_RS2_M	107
12.	14 Pattern RVIP_VD_VS1_FS2_M	107
	15 PATTERN RVIP_RD_VS1_RS2	
	16 PATTERN RVIP_RD_VS1_M	
	17 PATTERN RVIP_VD_RS2	
	18 PATTERN RVIP_FD_VS1	
12.	19 PATTERN RVIP_VD_FS2	108
13	Appendix: Base Model Interface Service Functions	109
	1 FUNCTION REGISTEREXTCB	
	2 FUNCTION GETEXTCLIENTDATA	
	3 FUNCTION GETEXTCLIENTDATA	
	5 FUNCTION GETEXTCONFIG	
	5 FUNCTION GETXLENARCH	
	6 FUNCTION GETXREGNAME	
	7 FUNCTION GETFREGNAME	
	8 FUNCTION GETVREGNAME.	
	9 FUNCTION SETTMODE	
	10 Function getTMode	
	11 FUNCTION GETDATAENDIAN.	
	12 FUNCTION READCSR	
	13 FUNCTION WRITECSR.	
	14 Function readbaseCSR	
	15 FUNCTION WRITEBASECSR	
	16 FUNCTION HALT.	
	17 Function restart	
	18 Function update Interrupt	
13.	19 FUNCTION UPDATEDISABLE	129
	20 Function testInterrupt	
	21 FUNCTION ILLEGALINSTRUCTION	
	22 FUNCTION ILLEGALVERBOSE	
13.	23 FUNCTION VIRTUALINSTRUCTION	133
13.	24 FUNCTION VIRTUAL VERBOSE	134
	25 FUNCTION ILLEGALCUSTOM	
13.	26 FUNCTION TAKE EXCEPTION	136
13.	27 Function takereset	137
13.	28 FUNCTION FETCHINSTRUCTION	138
13.	29 FUNCTION DISASSINSTRUCTION	139
13.	30 Function instructionEnabled	140
	31 FUNCTION MORPHEXTERNAL	
13.	32 FUNCTION MORPHILLEGAL	142
13.	33 FUNCTION MORPHVIRTUAL	143
	34 Function getVMIReg	
	35 FUNCTION GETVMIREGFS	
	36 FUNCTION WRITEREGSIZE	
13.	37 FUNCTION WRITEREG	147

	13.38 FUNCTION GETFPFLAGSMT	148
	13.39 FUNCTION GETDATAENDIANMT	149
	13.40 FUNCTION LOADMT	150
	13.41 Function storeMT	152
	13.42 Function requireModeMt.	154
	13.43 Function requireNotVMt	
	13.44 FUNCTION CHECKLEGALRMMT.	
	13.45 FUNCTION MORPHTRAPTVM	
	13.46 FUNCTION MORPHVOP	158
	13.47 FUNCTION NEWCSR	161
	13.48 FUNCTION HPMACCESSVALID.	162
	13.49 FUNCTION MAPADDRESS.	
	13.50 FUNCTION UNMAPPMPREGION.	
	13.51 FUNCTION UPDATELDSTDOMAIN	
	13.52 FUNCTION NEWTLBENTRY	
	13.53 FUNCTION FREETLBENTRY	
L4	4 Appendix: Extension Object Interface Functions	169
	14.1 FUNCTION RDFAULTCB	171
	14.2 FUNCTION WRFAULTCB.	172
	14.3 FUNCTION RDSNAPCB	173
	14.4 FUNCTION WRSNAPCB.	174
	14.5 FUNCTION SUPPRESSMEMEXCEPT	175
	14.6 FUNCTION CUSTOMNMI	176
	14.7 FUNCTION TRAPNOTIFIER	177
	14.8 FUNCTION TRAPPRENOTIFIER	178
	14.9 FUNCTION ERETNOTIFIER	179
	14.10 FUNCTION RESETNOTIFIER	180
	14.11 FUNCTION FIRSTEXCEPTION	181
	14.12 FUNCTION GETINTERRUPTPRI	182
	14.13 FUNCTION HALTRESTARTNOTIFIER	183
	14.14 FUNCTION LRSCABORTFN	184
	14.15 FUNCTION PREMORPH.	185
	14.16 FUNCTION POSTMORPH.	186
	14.17 FUNCTION AMOMORPH	187
	14.18 FUNCTION SWITCHCB	188
	14.19 FUNCTION TLOAD	190
	14.20 Function tStore	192
	14.21 FUNCTION INSTALLPHYSMEM	194
	14.22 FUNCTION PMPPRIV	196
	14.23 FUNCTION PMAENABLE	197
	14.24 FUNCTION PMACHECK	198
	14.25 FUNCTION VALIDPTE	199
	14.26 FUNCTION VMTrap	200
	14.27 FUNCTION SETDOMAINNOTIFIER	202
	14.28 Function freeEntryNotifier	203
	14.29 FUNCTION RESTRICTIONSCB	204

1 Introduction

The RISC-V architecture is designed to be extensible. Standard features are grouped into subsets which may or may not be present in a particular implementation, and in addition the architecture permits custom extensions (for example, non-standard instructions or control and status registers, CSRs). This presents an issue when a *model* of such a custom processor is required – how can such a model be easily developed and maintained as the architecture evolves?

This document describes a methodology to simplify enhancement of the generic OVP RISC-V processor model with custom extensions. These extensions can add instructions, registers (including CSRs), net ports, bus ports, FIFO ports and documentation to the base model.

Any of the techniques described in the *Imperas Binary Interception Technology User Guide* can be used to enhance a processor model.

In addition, the OVP RISC-V processor model provides some RISC-V specific integration functionality that simplifies addition of many kinds of feature. This document, from chapter 3, describes these model-specific integration facilities, using examples from a template custom RISC-V model implemented in the vendor.com library.

2 Building a RISC-V Model

2.1 Introduction

A RISC-V processor model can be built from source provided in a riscvOVPsim / riscvOVPsimPlus download or within a VLNV library provided in an OVPsim or Imperas or other installation.

This chapter describes how this source can be built and how the subsequent model binary image can be used in a simulation.

2.2 Using Local RISC-V Model Source Directory

To build a source model in a standalone directory an installation of OVPsim (www.ovpworld.org) or the Imperas Professional products (www.imperas.com) are required.

As part of these installations a Makefile build system is provided that can be used in a Linux shell or an MSYS shell on Windows.

Below is shown the command line for building the source that is provided within a riscvovpsim download from GitHub

```
% cd riscvOVPsim/source
% make -f $IMPERAS_HOME/ImperasLib/buildutils/Makefile.host
```

For example, this may then be executed using the IMPERAS_ISS by selecting the processor as shown below

2.3 Using VLNV Library RISC-V Model Source

To build a source model in a VLNV library an installation of OVPsim (www.ovpworld.org) or the Imperas Professional products (www.imperas.com) are required.

As part of these installations a Makefile build system is provided that can be used in a Linux shell or an MSYS shell on Windows.

To show the building of a VLNV library, let us assume that there is a local library source directory at /home/user1/LocalLib/source containing the RISC-V processor source in a standard VLNV structure, for example as vendor/processor/riscv/1.0/model

The following instructions will build the model into an output VLNV binary library directory that, for example we can specify the root as

/home/user1/lib/\$IMPERAS ARCH/ImperasLib:

```
% mkdir -p /home/user1/lib/$IMPERAS_ARCH/ImperasLib
```

```
% make -C $IMPERAS_HOME/ImperasLib/buildutils/Makefile.library \
    VLNVSRC=/home/user1/LocalLib/source \
    VLNVROOT=/home/user1/lib/$IMPERAS_ARCH/ImperasLib
```

To use this model in a simulation platform or with the IMPERAS_ISS the following argument should be added to the simulator command line

```
-vlnvroot lib/$IMPERAS ARCH/ImperasLib
```

For example, this may then be executed using the IMPERAS_ISS by selecting the processor as shown below

2.4 Using a Linked Model

The previous sections have described how a RISC-V model binary image can be created from any source code that is available and used in simulation.

However, when wanting to customize and/or extend the RISC-V processor model some important things should be considered:

- 1) How easy will it be to maintain the RISC-V model?
- 2) How will the RISC-V model be adapted to changes to the specifications?
 - a. Incorporating new specification versions
 - b. Adding new core extensions
- 3) How will the RISC-V model be tested and verified?

The solution to the above points is to use a linked model.

By creating a linked model, the base RISC-V model is used unchanged. This solves the previous issues:

- 1) Imperas maintain the base RISC-V model.
- 2) Imperas will update the RISC-V model to add new extensions and for new versions or modifications of specifications.
 - As part of doing this configuration parameters are provided that allow any of the current or previous versions to be selected that will configure the processor operations.
- 3) Imperas test and verify all aspects of the RISC-V model so that it can be used as a golden reference

3 Introduction to Custom Extensions with Linked Model

Modeling custom features is done by specifying a *custom configuration* and adding a *custom extension library* to the basic RISC-V processor model, using a *linked model*. A linked model is a RISC-V model that refers to all source files in the base model using *links* rather than copying them. This has the advantage that if the base model is updated (to fix bugs or provide new features) then the linked model will automatically inherit those features – in effect, the linked model implements a skin around the base model. This document discusses these features in turn, referring to the vendor.com template, as follows:

3.1 Linked Model Creation

Chapter 4 describes what must be done to create a new linked model.

3.2 Custom Configuration Options

Chapter 5 describes in detail the custom configuration options that can be specified for a linked model. These options control the availability of standard feature subsets.

3.3 Adding Custom Instructions

Chapter 6 describes how custom instructions can be added to a RISC-V model.

3.4 Adding Custom CSRs

Chapter 7 describes how custom CSRs can be added to a RISC-V model, and how the behavior of existing CSRs in the base model can be modified.

3.5 Adding Custom Exceptions

Chapter 8 describes how custom exceptions can be added to a RISC-V model.

3.6 Adding Custom Local Interrupts

Chapter 9 describes how custom local interrupts can be added to a RISC-V model.

3.7 Adding Custom FIFO Ports

Chapter 10 is an advanced example describing how custom FIFO ports and supporting instructions can be added to a RISC-V model.

3.8 Adding Transactional Memory

Chapter 11 is an advanced example describing how transactional memory and supporting instructions can be added to a RISC-V model.

3.9 Building the linked model

The linked model is built using the standard Makefile system provided in a product installation, located at \$IMPERAS HOME.

To show the building of the linked model let's assume that the vendor.com directory, from \$IMPERAS_HOME/ImperasLib/source, will be copied into a local library source

directory at /home/user1/LocalLib/source. The following instructions will build the model into an output directory /home/user1/lib/\$IMPERAS_ARCH/ImperasLib:

To use this model in a simulation platform the following argument should be added to the simulator command line:

```
-vlnvroot lib/$IMPERAS_ARCH/ImperasLib
```

The model can be used with the IMPERAS_ISS by inclusion on the command line, using:

-processorvendor vendor.com vlnvroot lib/\$IMPERAS_ARCH/ImperasLib

4 Linked Model Creation

To create a custom RISC-V model, create a new vendor directory based on the vendor.com template. Beneath the vendor.com directory, there are two subdirectories of significance to this process:

- 1. Directory processor/riscv/1.0/model contains files required to extend the base RISC-V model to implement the linked RISC-V model. There are three source files:
 - a. extensionConfig.h: this contains an enumeration of the various extensions that can be applied to the model. The RISC-V model in the vendor.com directory has six separate extensions, each identified by a member of the extensionID enumeration;
 - b. riscvConfigList.c: This defines the RISC-V variants implemented by this linked model, together with a list of extension libraries that implement particular custom features for each variant;
 - c. riscvInfo.c: This identifies the available extensions by name and specifies various other standard RISC-V processor features (for example, which debugger to use).

In addition to the three source files, there are three other files that assemble the complete model by combining source files from the base model with those specified in the extension (depend.pkg, Makefile and Makefile.module). The rule used is that all source files from the base model are used, unless there is a file of the same name in the extension, in which case that is used in preference.

2. Directory intercept contains source of each extension library that adds additional custom features to the base RISC-V model. In the vendor.com example, there are six extension libraries, each of which adds a particular class of feature so that the features can be described in stand-alone chapters of this document. A typical custom processor will have a single extension library combining features from one or more of these examples.

To create a new customized RISC-V linked model, first copy the vendor.com intercept and processor directories into a new vendor directory. Depending on the nature of the extensions being added, remove all except one of the subdirectories under the intercept directory. These directories implement separate extensions, as follows:

- 1. addCSRs: adds custom CSRs;
- 2. addInstructions: adds four instructions operating on general-purpose registers;
- 3. addExceptions: adds custom exceptions and one simple instruction;
- 4. addLocalInterrupts: adds 2 local interrupts with custom priorities;
- 5. fifoExtensions: adds FIFO ports, custom instructions and documentation;
- 6. tmExtensions: adds custom instructions, exceptions, documentation and implements transactional memory.

Having copied the vendor.com template directories, files in the processor/riscv/1.0/model directory need to be updated, as follows:

4.1 File extensionConfig.h

Modify this to contain a single enumeration entry for the new extension, for example:

```
typedef enum extensionIDE {
   EXTID_CUSTOM = 1234,
} extensionID;
```

When multiple extensions are present on a RISC-V processor, the code here is used to distinguish between them so that context information for an extension can be obtained by client code. The value of the enumeration member is arbitrary but must be unique amongst all extensions added to a RISC-V processor.

4.2 File riscvInfo.c

This file provides generic information about a processor (not RISC-V specific). Modify it to contain a single <code>vmiVlnvInfo</code> structure for the extension, and a single <code>vmiVlnvInfoList</code> structure referencing it, for example:

Then update the info32 and info64 vmiProcessorInfo definitions to include the new customEntry list in the mandatoryExtensions field, and correct the vendor and family fields to match the new vendor name. For example, the info32 entry should be modified like this:

```
.gdbPath = "$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/riscv-none-embed-gdb"

VMI_EXE_SUFFIX,
    .gdbInitCommands = "set architecture riscv:rv32",
    .family = "Custom",
    .QLQualified = True
};
```

The vendor.com template example shows how it is possible to add *multiple* extension libraries to a processor, by forming a list of <code>vmiVlnvInfo</code> structures, if required.

4.3 File riscvConfigList.c

This file provides RISC-V-specific information about the processor variants implemented. Each variant is implemented by a single structure of type riscvConfig; the multiple possible variants are in a null-terminated list which is returned by function riscvGetConfigList. The vendor.com template model contains two variants, RV32X and RV64X, and there is a configuration for each:

The riscvConfig structure allows many aspects of the RISC-V processor to be configured without additional extension library effort, so for some processors all required behavior may be described without the requirement for any extension library component. The riscvConfig structure is discussed in detail in section 5.

For a new processor with a single variant, modify the null-terminated list to contain a single entry with the correct name with a minimal set of field initializations:

```
.priv_version = RVPV_DEFAULT,
    .extensionConfigs = allExtensions,
},

{0} // null terminator
};
```

The extensionConfigs field is a pointer to a null-terminated list of riscvExtConfig structures. Each structure contains an extension id and a pointer to an extension-specific configuration structure (which can often be null, but see following chapters for more detail). To add a single extension, modify the template code like this:

Note that the value EXTID_CUSTOM was defined previously in file extensionConfig.h.

5 Custom Configuration Options

Many features of a custom RISC-V variant can be defined by fields in the configuration structure of type riscvextConfig for that variant. This section describes the configuration structure and the possible field settings. The defaults specified in this structure can generally be overridden by model parameters if required.

The structure is defined in file riscvConfig.h in the base model. It contains configuration options, important CSR defaults and CSR write masks:

```
typedef struct riscvConfigS {
         const char
                                                                                                  // variant name
         // fundamental variant configuration
        // fundamental variant configuration
riscvArchitecture arch; // variant architecture
riscvArchitecture archImplicit; // implicit feature bits (not in misa)
riscvArchitecture archMask; // read/write bits in architecture
riscvArchitecture archFixed; // fixed bits in architecture
riscvUserVer user_version; // user-level ISA version
riscvPrivVer priv_version; // privileged architecture version
riscvVectVer vect_version; // vector architecture version
riscvVectorSet vect_profile; // vector architecture profile
riscvBitManipVer hitmanip version; // bitmanip architecture version
         riscvBitManipVer bitmanip_version; // bitmanip architecture version
         riscvBitManipSet bitmanip_absent; // bitmanip absent extensions
        riscvCryptoVer crypto_version; // cryptographic architecture version riscvCryptoSet crypto_absent; // cryptographic absent extensions riscvDSPVer dsp_version; // DSP architecture version riscvDSPSet dsp_absent; // DSP absent extensions
         riscvCompressSet compress_present; // compressed present extensions
        riscvCompresset compress_present; // compressed present extensions riscvHypVer hyp_version; // hypervisor architecture version riscvDebugVer dbg_version; // debugger architecture version riscvSmepmpVer rnmi_version; // rnmi_version riscvCLICVer CLIC_version; // Smepmp_version riscvCLICVer Zfinx_version; // Zfinx_version riscvZceaVer Zcea_version; // Zcea_version
        riscvZtinxVer
riscvZceaVer
riscvZceaVer
Zcea_version; // Zcea version
riscvZcebVer
riscvZceeVer
riscvFP16Ver
riscvFSMode
riscvDMMode
riscvDERETMode
const char

Ztinx_version; // Zcea version
// Zcea version
// Zceb version
// Zcee version
// 16-bit floating point version
mstatus_fs_mode; // mstatus.FS update mode
// is Debug mode implemented?
// debug mode MRET, SRET or DRET action
         // configuration not visible in CSR state
```

```
Uns32 local_int_num;
                                                                                                                                                                                                                                                                                                    // number of local interrupts
                                                                                                                                                                                                                              // LR/SC region grain size
// PMP region grain size
// number of implemented PMP registers
// maximum size of PMP page to map
// bit mask of valid Sv modes
// number of hart contexts if MPCore
// trap vector alignment (vectored mode
                                                                                                                                                                                                                                                                                           // LR/SC region grain size
           Uns32 lr_sc_grain;
           Uns32 PMP_grain;
Una32 PMP_grain;
Una32 PMP_max_page;
Una32 PMP_max_page;
Una32 PMP_max_page;
Una32 Sundarts;
U
         Uns32 PMP registers;
         Uns32 PMP_max_page;
        Uns32 Sv_modes;
Uns32 numHarts;
```

```
Bool hcontext_undefined : 1;  // whether hcontext CSR is undefined
Bool mnoise_undefined : 1;  // whether mnoise CSR is undefined
Bool amo_trigger : 1;  // whether triggers used with AMO
Bool no_hit : 1;  // whether tdatal.hit is unimplemented
Bool no_sselect_2 : 1;  // whether textra.sselect=2 is illegal
Bool d_requires_f : 1;  // whether misa D requires F to be set
Bool enable_fflags_i : 1;  // whether fflags_i register present
Bool mstatus_FS_zero : 1;  // whether mstatus.FS hardwired to zero
Bool trap_preserves_lr : 1;  // whether trap preserves active LR/SC
Bool xret_preserves_lr : 1;  // whether xret preserves active LR/SC
Bool require_vstart0 : 1;  // require vstart 0 if uninterruptible?
Bool align_whole : 1;  // trap instead of setting vill?
Bool vill_trap : 1;  // trap instead of setting vill?
Bool mcounteren_present : 1;  // enable CSR implementation bus
Bool mcounteren_present : 1;  // decompose unaligned PMP accesses
Bool PMP_decompose : 1;  // decompose unaligned PMP accesses
Bool PMP_undefined : 1;  // decompose unaligned PMP accesses
Bool PMP_undefined : 1;  // whether [smu]tval are always zero
Bool tval_zero : 1;  // whether [smu]tval always zero on ebreak
Bool tval_zero_ebreak : 1;  // whether [smu]tval always zero on ebreak
Bool defer_step_bug : 1;  // defer step breakpoint for one
    Bool hcontext_undefined : 1;
                                                                                                                            // whether hcontext CSR is undefined
    Bool defer_step_bug : 1; // defer step breakpoint for one
                                                                                                                           // instruction when interrupt on return
// CLIC configuration

Bool CLICANDBASIC : 1;  // whether implements basic mode also

Bool CLICSELHVEC : 1;  // selective hardware vectoring?

Bool CLICXXXII : 1;  // *nxti CSRs implemented?

Bool CLICXCSW : 1;  // *scratchcs* CSRs implemented?

Bool externalCLIC : 1;  // is CLIC externally implemented?

Bool tvt_undefined : 1;  // whether *tvt CSRs are undefined

Bool intthresh_undefined : 1;  // whether *intthresh CSRs undefined

Bool mclicbase_undefined : 1;  // whether mclicbase CSR is undefined

Bool posedge_other : 1;  // fixed int[64:N] positive edge

Bool poslevel_other : 1;  // fixed int[64:N] positive level

Uns64 posedge_0_63;  // fixed int[63:0] positive edge

Uns64 poslevel_o_63;  // fixed int[63:0] positive level

Uns32 CLICLEVELS;  // number of CLIC interrupt levels

Uns8 CLICOTTIBITS;  // bits implemented in clicintctl[i]

Uns8 CLICCFGMBITS;  // bits implemented for cliccfg.nmbits
                                                                                                                           // from debug mode (hardware bug)
    Uns8 CLICCFGMBITS;
Uns8 CLICCFGLBITS;
                                                                                                                            // bits implemented for cliccfg.nmbits
                                                                                                                        // bits implemented for cliccfg.nlbits
     // Hypervisor configuration
                                                                                                                  // number of guest external interrupts
    Uns8 GEILEN;
    Bool xtinst_basic;
                                                                                                                          // only pseudo-instruction in xtinst
     // CSR register values
                 // CSR register masks
     struct {
                  CSR_REG_DECL (mtvec);
                                                                                                                    // mtvec mask
// stvec mask
                 CSR_REG_DECL (stvec);
```

Structures of this type should be defined in file riscvConfigList.c in the linked model, as shown in section 4. Always use field initialization by name (as shown in that section) when specifying field values, to avoid any dependency on field order.

Fields in this structure are described below, in functional groups. Having copied the template model, modify any custom definitions required by referring to these tables.

5.1 Fundamental Configuration

Fields here are applicable to all RISC-V variants. All field defaults can be overridden using a model parameter of the same name unless otherwise specified.

Field	Type	Description
name	String	This is the name of the variant and must always be specified as a
		non-null string. It is used to select this configuration when it
		matches the variant parameter specified for the processor
		instantiation.
arch	riscvArchitecture	This specifies the processor architecture (whether it is 32 or 64
		bit, and which standard extensions are present). The value is a
		bitmask enumeration with values defined in file riscvVariant
		in the base model. The default value is typically formed by
		bitwise-or of values from this file, for example, the value:
		ISA_U RV32GC ISA_X specifies an RV32 processor with I, M, A, C, F, D, U and custom
		extensions (X). The value in a processor instance can be
		indirectly modified by parameters misa_MXL,
		misa_Extensions, add_Extensions and sub_Extensions.
archImplicit	riscvArchitecture	This specifies architecture bits for features that are implemented
ar ciii iii pi i ci c	T TDC VIII CIII CCC CUI C	and always enabled, but not visible in the misa CSR. This
		applies to some extensions that originally were misa-controlled
		but are now regarded as fundamental (e.g. the B extension). The
		value in a processor instance can be indirectly modified by
		parameters add_implicit_Extensions and
		sub_implicit_Extensions.
archMask	riscvArchitecture	This specifies writable architecture bits in the misa CSR. Non-
		writable bits will be fixed to 1 or 0 depending on the value in the
		arch field. The value in a processor instance can be indirectly
		modified by parameters misa_MXL_mask,
		misa_Extensions_mask, add_Extensions_mask and
		sub_Extensions_mask.
archFixed	riscvArchitecture	This specifies bits in the misa CSR that may never be
		overridden by parameters. For example, a value of ISA_V means
		that the vector extension may never be configured or
		deconfigured. It is usually easier to specify as a bitwise-negation
		of features that <i>may</i> be configured or deconfigured. This field
		cannot be overridden by a parameter.
user_version	riscvUserVer	This specifies the implemented Unprivileged Architecture
		version, defined by the riscvUserVer enumeration:
		<pre>typedef enum riscvUserVerE {</pre>
		RVUV_2_2,
		RVUV_2_3, RVUV_20190305,
		RVUV_20191313,
		RVUV_DEFAULT = RVUV_20191213,
		} riscvUserVer;
priv_version	riscvPrivVer	This specifies the implemented Privileged Architecture version,
		defined by the riscvPrivVer enumeration:
		typedef enum riscvPrivVerE {
		RVPV_1_10, RVPV_1_11,
		RVPV_20190405,
		RVPV_20190608,
		RVPV_1_12,
		RVPV_MASTER = RVPV_1_12,
		<pre>RVPV_DEFAULT = RVPV_20190608, } riscvPrivVer;</pre>
endianFixed	Bool	This specifies that MBE, SBE and UBE fields in mstatus are read-
		only (data endianness is fixed). This parameter only has effect
	1	only (data charamess is fixed). This parameter only has critet

		for privileged version RVPC_1_12 and later.
Zmmul	Bool	If the M extension is present, this specifies that only multiply instructions are implemented (not divide or remainder).
noZicsr	Bool	This specifies whether <code>Zicsr</code> is <i>absent</i> (the negation of parameter <code>Zicsr</code>). In the field is <code>True</code> , then no CSRs or CSR access instructions are defined, and an alternative privileged scheme must be implemented in the extension.
noZifencei	Bool	This specifies whether <code>Zifencei</code> is <i>absent</i> (the negation of parameter <code>Zifencei</code>). If the field is <code>True</code> , instruction <code>fence.i</code> is undefined.
Enable_expanded	Bool	The RISC-V Unprivileged ISA specification outlines a scheme to support instructions greater that 32 bits in length. By default, such instructions are Illegal Instructions in the base model, but this field can be set to True to enable support for 48-bit and 64-bit instructions when queried by the vmicxtFetch decoder function. This is considered so fundamental that the field may only be set directly in a processor configuration structure (there is no parameter to override this). Instruction lengths longer that 64 bits are not currently supported.

5.2 Interrupts and Exceptions

Fields here control interrupt and exception state. All field defaults can be overridden using a model parameter of the same name.

Field	Type	Description
rnmi_version	riscvRNMIVer	This specifies the implemented Resumable NMI extension version,
		defined by the riscvRNMIVer enumeration:
		typedef enum riscvRNMIVerE {
		RNMI_NONE, // RNMI not implemented RNMI_0_2_1, // RNMI version 0.2.1
		} riscvRNMIVer;
		Use RNMI_NONE if this extension is not implemented.
Reset_address	Uns64	This specifies the address to jump to on reset.
Nmi_address	Uns64	This specifies the address to jump to on NMI.
Nmiexc_address	Uns64	If the Resumable NMI extension is implemented, this specifies the address to jump to to handle an exception when an NMI is active.
Unimp_int_mask	Uns64	This is a bitmask specifying interrupts that are <i>not</i> implemented. It
oninip_inc_mask	011504	determines the net ports created and the writable values of some CSRs
		(e.g. mie, mideleg).
Force_mideleg	Uns64	This is a bitmask specifying interrupts that are always delegated from
		M-mode to lower execution levels.
Force_sideleg	Uns64	This is a bitmask specifying interrupts that are always delegated from S-mode to lower execution levels.
No_ideleg	Uns64	This is a bitmask specifying interrupts that can never be delegated to
110_146169	011501	lower execution levels.
No_edeleg	Uns64	This is a bitmask specifying exceptions that can never be delegated to
		lower execution levels.
Ecode_mask	Uns64	This is a mask specifying writable bits in xcause.ecode.
ecode_nmi	Uns64	This defines the cause reported by an NMI interrupt.
Local_int_num	Uns32	This defines the number of local interrupts implemented. For RV32,
		the maximum number is 16 and for RV64 the maximum number is
		48. If the CLIC is implemented, the maximum number is 4080 in both cases.
Tvec_align	Uns32	This specifies the hardware-enforced alignment of xtvec CSRs in
		non-direct mode (when the least-significant two bits of the xtvec
		CSR are not 00). For example, a value of 64 implies that mtvec is
		masked to enforce 64-byte alignment. It has no effect in direct mode
		(when the least-significant two bits of the xtvec CSR are 00).
mtvec_is_ro	Bool	This specifies whether mtvec is a read-only register.
Trap_preserves_lr	Bool	This specifies whether a trap preserves any active LR/SC transaction state (if False, the LR/SC is aborted).
Xret_preserves_lr	Bool	This specifies whether an xret instruction preserves any active
		LR/SC transaction state (if False, the LR/SC is aborted).
Tval_zero	Bool	This specifies whether xtval registers are always zero.
Tval_ii_code	Bool	This specifies whether xtval registers are filled with the instruction
		value for Illegal Instruction exceptions. If False, xtval registers are
_		zeroed instead.
Mtvec_mask	Uns64	This specifies writable bits in the mtvec CSR.
Stvec_mask	Uns64	This specifies writable bits in the stvec CSR.
Utvec_mask	Uns64	This specifies writable bits in the utvec CSR.
Mtvec_sext	Bool	This specifies whether the <i>mtvec</i> CSR is sign-extended from the most significant writable bit.
Stvec_sext	Bool	This specifies whether the stvec CSR is sign-extended from the most
		significant writable bit.
	1	ı C

RISC-V Model Custom Extension Guide

Utvec_sext	Bool	This specifies whether the utvec CSR is sign-extended from the most
		significant writable bit.

5.3 Instruction and CSR Behavior

Fields here define instruction and CSR behavior. All field defaults can be overridden using a model parameter of the same name.

Field	Type	Description
wfi_is_nop	Bool	This specifies whether the WFI instruction is treated as a NOP (if False, it
		will cause execution of the current core to suspend waiting for an interrupt).
Cycle_undefined	Bool	This specifies whether the cycle CSR is undefined (its behavior must be
		emulated by a trap).
Time_undefined	Bool	This specifies whether the time CSR is undefined (its behavior must be
		emulated by a trap).
Instret_undefined Bool		This specifies whether the instret CSR is undefined (its behavior must be
		emulated by a trap).
Hpmcounter_undefined	Bool	This specifies whether the hpmcounter* CSRs are undefined (their
		behavior must be emulated by a trap).
Counteren_mask	Uns32	This is a bitmask specifying writable bits in mcounteren/scounteren
		registers.
Noinhibit_mask Uns32		This is a bitmask specifying counters that may <i>not</i> be inhibited using
		mcountinhibit (in other words, 1 bits in this mask are always 0 in
		mcountinhibit).

5.4 CLIC

Fields here define the *Core Local Interrupt Controller* (CLIC) configuration. All field defaults can be overridden using a model parameter of the same name if the field is applicable – see the description below of when each field is used.

The CLIC is implemented if field CLICLEVELS is non-zero. When implemented, the behavior can either be modeled by an *internal* memory-mapped component or *externally*, depending on the value of field externalCLIC. Depending on the settings of these two fields, more fields are used and parameters made available to further configure the CLIC behavior; these are described in separate tables below.

5.4.1 CLIC Fundamental Fields

Field	Type	Description
CLICLEVELS	Uns32	If zero, this specifies that the CLIC is unimplemented; otherwise it must be a number in the range 2-256, specifying the number of
		levels implemented.
externalCLIC	Bool	If the CLIC is implemented (CLICLEVELS!=0), this specifies whether the internal CLIC model is used or whether the CLIC is modeled by an external memory-mapped component. If implemented externally, five new net ports are created that must be connected to the external CLIC model: 1. irq_id_i: input port written with highest-priority pending interrupt; 2. irq_lev_i: input port written with level of highest-priority pending interrupt; 3. irq_sec_i: input port written with execution level of highest-priority pending interrupt; 4. irq_shv_i: input port written with indication of whether the highest-priority pending interrupt uses selective hardware vectoring; 5. irq_i: active-high input indicating that an external CLIC interrupt is pending.

5.4.2 CLIC Common Fields

These fields are used when the CLIC is implemented (CLICLEVELS!=0), whether internally or externally:

Field	Type	Description
CLICVERSION	Uns32	This specifies the CLIC version.
CLICXNXTI	Bool	This specifies whether xnxti CSRs are implemented.
CLICXCSW	Bool	This specifies whether xscratchcsx CSRs are implemented.
Tvt_undefined	Bool	This specifies whether xtvt CSRs are implemented – if False,
		then xtvec registers are used instead.
Intthresh_undefined	Bool	This specifies whether xintthreash CSRs are undefined.
Mclicbase_undefined	Bool	This specifies whether the mclicbase CSR is undefined.
Mtvt_mask	Uns64	This specifies writable bits in the mtvt CSR.
Stvt_mask	Uns64	This specifies writable bits in the stvt CSR.
Utvt_mask	Uns64	This specifies writable bits in the utvt CSR.

Mtvt_sext	Bool	This specifies whether the <i>mtvt</i> CSR is sign-extended from the most significant writable bit.
Stvt_sext	Bool	This specifies whether the stvt CSR is sign-extended from the most significant writable bit.
Utvt_sext	Bool	This specifies whether the <i>utvt</i> CSR is sign-extended from the most significant writable bit.

5.4.3 CLIC Internal Fields

These fields are used when the CLIC is implemented internally (CLICLEVELS!=0 and externalCLIC=False).

Field	Type	Description
CLIC_version	riscvCLICVer	This specifies the implemented CLIC version, defined by the
		riscvCLICVer enumeration:
		typedef enum riscvCLICVerE {
		RVCLC_20180831,
		RVCLC_0_9_20191208, RVCLC_MASTER,
		RVCLC DEFAULT = RVCLC 0 9 20191208
		} riscvCLICVer;
CLICANDBASIC	Bool	This specifies whether basic interrupt control is also implemented.
CLICINTCTLBITS	Uns32	This specifies the number of bits implemented in
		clicintctl[i].
CLICCFGMBITS	Uns32	This specifies the number of bits implemented in
		cliccfg.nmbits.
CLICCFGLBITS	Uns32	This specifies the number of bits implemented in
		cliccfg.nlbits.
CLICSELHVEC	Bool	This specifies whether <i>selective hardware vectoring</i> is supported.
Posedge_0_63	Uns64	This mask specifies interrupts in the range 0 to 63 that have fixed
		positive edge-sensitive configuration.
Poslevel_0_63	Uns64	This mask specifies interrupts in the range 0 to 63 that have fixed
		positive level-sensitive configuration.
Posedge_other	Bool	This specifies whether all interrupts with index 64 and higher have
		fixed positive edge-sensitive configuration.
Poslevel_other	Bool	This specifies whether all interrupts with index 64 and higher have
		fixed positive level-sensitive configuration.

5.5 CLINT

Fields here define the *Core Local Interruptor* (CLINT) configuration. This block models a legacy SiFive-specific component and is not required for general use. All field defaults can be overridden using a model parameter of the same name.

Field	Type	Description
CLINT_address	Uns64	If zero, this specifies that the CLINT is unimplemented, otherwise
		it specifies the address of the CLINT block.
Mtime_Hz	Flt64	If the CLINT is implemented (CLINT_address!=0), this specifies
		the frequency of the CLINT mtime counter.

5.6 Memory Subsystem

Fields here define memory model features. All field defaults can be overridden using a model parameter of the same name.

Field	Туре	Description
lr_sc_grain	Uns32	This defines the lock granularity for LR and SC instructions. It must
		be a power of 2 in the range $1(1 << 16)$.
PMP_grain	Uns32	This defines the minimum granularity for PMP regions in the
		standard format (0: 4 bytes, 1: 8 bytes, etc).
PMP_registers	Uns32	This defines the number of PMP registers present (maximum of
		64). A value of 0 indicates PMP is absent.
PMP_decompose	Bool	This indicates whether unaligned PMP accesses are decomposed
		into individual aligned accesses (thus allowing accesses that
		straddle region boundaries).
PMP_undefined	Bool	This indicates whether accesses to unimplemented PMP registers
		cause Illegal Instruction traps. If False, then such accesses are
		ignored.
Smepmp_version	riscvSmepmpVer	This specifies the implemented Smepmp extension version, defined
		by the riscvSmepmpVer enumeration:
		typedef enum riscvSmepmpVerE {
		RVSP_NONE,
		RVSP_0_9_5, RVSP_DEFAULT = RVSP_0_9_5,
		riscvSmepmpVer;
Sv_modes	Uns32	This is a bitmask specifying supported virtual memory modes in
		the standard format (for example 1<<8 is Sv39).
ASID bits	Uns32	This defines the number of bits implemented in the ASID
_		(maximum of 9 for RV32 and 16 for RV64). A value of 0 indicates
		that ASID is not implemented.
updatePTEA	Bool	This indicates whether hardware update of page table entry A bit is
		implemented.
updatePTED	Bool	This indicates whether hardware update of page table entry D bit is
_		implemented.
Svnapot_page_mask	Uns64	If non-zero, this indicates that the Synapot extension is
		implemented, with contiguous pages of sizes specified by the
		mask. For example, a value of 0x10000 indicates that 64kB
		NAPOT contiguous pages are supported.
Svpbmt	Bool	This indicates whether the Sypboot extension is implemented
		(page-based memory types, specified by bits 62:61 of a page table
		entry). Note that except for their effect on Page Faults, the
		encoded memory types do not alter the behavior of this model,
		which always implements strongly-ordered non-cacheable
		semantics.
Svinval	Bool	This indicates whether the Svinval extension is implemented
		(fine-grained address-translation cache invalidation instructions
		sinval.vma, sfence.w.inval and sfence.inval.ir,
		together with hinval.vvma and hinval.gvma if Hypervisor
		mode is also present).
Unaligned	Bool	This indicates whether unaligned accesses are supported.
unalignedAMO	Bool	This indicates whether unaligned accesses are supported for AMO
J 2		operations.
Zicbom	Bool	This indicates whether the Zicbom extension is implemented
		(instructions cbo.clean, cbo.flush and cbo.inval). The
		instructions may cause traps if used illegally but otherwise are
		NOPs in this model.
cmomp_bytes	Uns16	If the Zicbom extension is implemented, this specifies the cache
		block size for those instructions.
	1	order bize for those instructions.

RISC-V Model Custom Extension Guide

Zicbop	Bool	This indicates whether the Zicbop extension is implemented
		(instructions prefetch.i, prefetch.r and prefetch.w). If
		implemented, the instructions behave as NOPs in this model.
Zicboz	Bool	This indicates whether the Zicboz extension is implemented
		(instruction cbo.zero).
cmoz_bytes	Uns16	If the Zicboz extension is implemented, this specifies the cache
		block size for cbo.zero.

5.7 Floating Point

Fields here are applicable when floating point is implemented (D or F extensions present). All field defaults can be overridden using a model parameter of the same name, except for fp16_version, for which parameter zfh must be used if the vector extension is not configured.

Field	Type	Description
mstatus_fs_mode	riscvFSMode	This field specifies how the implementation-dependent mstatus.FS field is updated by the model. The possible behaviors are specified by the riscvFSMode enumeration: typedef enum riscvFSModeE { RVFS_WRITE_NZ, RVFS_WRITE_ANY, RVFS_ALWAYS_DIRTY, } riscvFSMode;
d_requires_f	Bool	This field specifies whether misa.D can only be set if misa.F is also set.
Zfinx_version	riscvZfinxVer	This field specifies whether, the Zfinx option is specified, and if so with what version. The possible values are specified by the riscvZfinxVer enumeration: typedef enum riscvZfinxVerE { RVZFINX_NA, // Zfinx not implemented RVZFINX_0_4, // Zfinx version 0.4 } riscvZfinxVer;
fp16_version	riscvFP16Ver	This parameter allows a format to be selected for 16-bit floating point. Values are defined by the riscvFP16Ver enumeration: typedef enum riscvFP16VerE { RVFP16_NA, // 16-bit FP not supported RVFP16_IEEE754, // IEEE half-precision format RVFP16_BFLOAT16 // BFLOAT16 format riscvFP16Ver;
Zfhmin	Bool	If half-precision floating point is present (with format indicated by fp16_version), this parameter indicates whether only a minimal half-precision subset is implemented. If False, half-precision instructions are fully supported.
mstatus_FS_zero	Bool	If floating point is <i>not</i> implemented but <i>Supervisor mode is present</i> , this field specifies whether mstatus.FS is forced to zero (normally, it is writable to enable floating point emulation).
enable_fflags_i	Bool	If True, this field causes an 8-bit artifact register, fflags_i, to be present. This register reports floating point flags updated by each instruction (unlike the standard fflags CSR, which reports cumulative flags).

5.7.1 misa CSR D and F Bits

When both single and double precision floating point are implemented, D and F bits in the misa CSR often have implementation-specific dependencies. The model allows four different behaviors to be specified:

- 1. default: D and F bits can be set independently;
- 2. d_requires_f=1: D and F bits can be set independently, but D bit cannot be set to 1 if F bit is 0;
- 3. archMask bit 3 (F) is 1 and bit 5 (D) is 0: only bit 3 can be set in misa, and bit 5 is a read-only shadow of this.

4. archMask bit 3 (F) is 0 and bit 5 (D) is 1: only bit 5 can be set in misa, and bit 3 is a read-only shadow of this.

In both cases 3 and 4, single and double precision floating point cannot be enabled separately.

5.8 Vector Extension

Fields here are applicable when the Vector Extension (V) is implemented. All field defaults can be overridden using a model parameter of the same name, unless otherwise indicated.

Field	Type	Description
vect_version	riscvVectVer	This specifies the implemented Vector Extension version, defined
		by the riscvVectVer enumeration:
		typedef enum riscvVectVerE {
		RVVV_0_7_1, RVVV_0_7_1_P,
		RVVV_0_8_20190906,
		RVVV_0_8_20191004,
		RVVV_0_8_20191117,
		RVVV_0_8_20191118, RVVV_0_8,
		RVVV_0_9,
		RVVV_1_0_20210130,
		RVVV_1_0_20210608,
		RVVV_MASTER, RVVV_LAST,
		RVVV_DEFAULT = RVVV_1_0_20210608,
		} riscvVectVer;
		Version RVVV_1_0_20210608 corresponds to the 1.0-rc1-20210608
vect_profile	mi garaTo = t === C = t	release candidate.
vect_profile	riscvVectorSet	If non-zero, this specifies an applicable embedded profile, and should be one of:
		RVVS_Application (zero value)
		RVVS_Zve32x
		RVVS_Zve32f
		RVVS_Zve64x
		RVVS_Zve64f RVVS_Zve64d
		Any one of these values can be specified using parameters zve32x,
		Zve32f, Zve64x, Zve64f or Zve64d when the model is
		instantiated, if required.
ELEN	Uns32	This specifies the maximum vector element size, in bits (32 or 64).
SLEN	Uns32	This specifies the vector stride, in bits. From Vector Extension
		version 1.0, this must match VLEN.
VLEN	Uns32	This specifies the vector size, in bits (a power of two in the range 32 to 65536).
EEW_index	Uns32	If non-zero, this specifies the maximum EEW that may be used for
		offset elements in indexed load and store instructions. If offsets
		larger than this are used, an Illegal Instruction exception is raised.
SEW_min	Uns32	This specifies the minimum vector element size, in bits. If zero, a
		value of 8 is assumed.
Zvlsseg	Bool	This specifies whether the Zvlsseg extension is implemented.
Zvamo	Bool	This specifies whether the Zvamo extension is implemented.
Zvediv	Bool	This specifies whether the Zvediv extension is implemented. <i>Note:</i>
		this must currently always be False because the base model does not implement this extension.
Zvqmac	Bool	This specifies whether the Zvqmac extension is implemented.
unitStrideOnly	Bool	This specifies whether only unit-stride vector loads and stores are
-		supported. If True, then any other vector load/store instruction will
		be reported as an Illegal Instruction. Note that such behavior is not
		compliant with the Vector Extension specification.
noFaultOnlyFirst	Bool	This specifies whether fault-only-first vector loads are
		unimplemented. If True, then any vector fault-only-first instruction
		will be reported as an Illegal Instruction. Note that such behavior is

RISC-V Model Custom Extension Guide

		not compliant with the Vector Extension specification.
require_vstart0	Bool	This specifies whether vector instructions that cannot be interrupted
		by a memory access fault require the vstart CSR to be zero. If
		True, then attempting to execute a non-memory vector instruction
		with vstart!=0 will cause an Illegal Instruction exception.
align_whole	Bool	This specifies whether whole-register load addresses must be
		aligned using the encoded EEW.
vill_trap	Bool	This specifies whether illegal vtype values cause a trap.
agnostic_ones	Bool	When tail/mask agnostic behavior is implemented, this specifies
		whether agnostic elements are filled with ones (if True) or
		preserved (if False).

5.9 Bit Manipulation Extension

Fields here are applicable when the Bit Manipulation Extension (B) is implemented. All field defaults can be overridden using a model parameter of the same name.

Field	Type	Description
bitmanip_version	riscvBitManipVer	This specifies the implemented Bit Manipulation Extension
		version, defined by the riscvBitManipVer enumeration:
		typedef enum riscvBitManipVerE {
		RVBV_0_90,
		RVBV_0_91,
		RVBV_0_92,
		RVBV_0_93_DRAFT,
		RVBV_0_93, RVBV_0_94,
		RVBV_1_0_0, RVBV_1_0_0,
		RVBV_LAST,
		RVBV_DEFAULT = RVBV_0_92,
		} riscvBitManipVer;
bitmanip_absent	riscvBitManipSet	By default, all Bit Manipulation Extension instruction subsets are
		implemented. This field is a bitmask allowing unimplemented
		subsets to be specified:
		<pre>typedef enum riscvBitManipSetE {</pre>
		$RVBS_Zba = (1 << 0),$
		RVBS_Zbb = (1<<1),
		$RVBS_Zbc = (1<<2),$ $RVBS_Zbe = (1<<3),$
		RVBS_ZDE = $(1 << 3)$, RVBS Zbf = $(1 << 4)$,
		$RVBS_ZDT = (1< RVBS_Zbm = (1<$
		$RVBS_Zbp = (1 << 6),$
		$RVBS_Zbr = (1 << 7),$
		$RVBS_Zbs = (1 << 8),$
		$RVBS_Zbt = (1 << 9),$
		} riscvBitManipSet;
		The presence or absence of each of these subsets can be
		individually specified using parameters Zba, Zbb, Zbc, Zbe, Zbf,
		Zbm, Zbp, Zbr, Zbs and Zbt.

5.10 Cryptographic Extension

Fields here are applicable when the Cryptographic Extension (K) is implemented. All field defaults can be overridden using a model parameter of the same name.

Field	Туре	Description
crypto_version	riscvCryptoVer	This specifies the implemented Cryptographic Extension version, defined by the riscvCryptoVer enumeration: typedef enum riscvCryptoVerE { RVKV_0_7_2, RVKV_0_8_1, RVKV_0_9_0, RVKV_0_9_0, RVKV_1_0_0_RC1, RVKV_1_0_0_RC5, RVKV_LAST, RVKV_DEFAULT = RVKV_1_0_0_RC5
crypto_absent	riscvCryptoSet	By default, all Cryptographic Extension instruction subsets are implemented. This field is a bitmask allowing unimplemented subsets to be specified: typedef enum riscvCryptoSetE { RVKS_Zbkb = (1<<0), RVKS_Zbkc = (1<<1), RVKS_Zbkx = (1<<2), RVKS_Zkr = (1<<3), RVKS_Zkr = (1<<3), RVKS_Zknd = (1<<4), RVKS_Zknd = (1<<4), RVKS_Zknd = (1<<4), RVKS_Zknd = (1<<6), RVKS_Zknd = (1<<6), RVKS_Zknh = (1<<6), RVKS_Zkshd = (1<<7), RVKS_Zkshd = (1<<8), RVKS_Zkshd = RVKS_Zbkb, RVKS_Zkshd = RVKS_Zbkb, RVKS_Zkshd = C1<<8), RVKS_Zkshd = RVKS_Zbkb, RVKS_Zkshd = RVKS_RVKS_RVKS_RVKS_RVKS_RVKS_RVKS_RVKS_
mnoise_undefined	Bool	This specifies that the mnoise CSR is undefined, and that accesses to it will trap to Machine mode. If defined, it has address 0x7A9.

5.11 Hypervisor Extension

Fields here are applicable when the Hypervisor Extension (H) is implemented. All field defaults can be overridden using a model parameter of the same name.

Field	Type	Description
hyp_version	riscvHypVer	This specifies the implemented Hypervisor Extension version,
		defined by the riscvHypVer enumeration:
		typedef enum riscvHypVerE {
		RVHV_0_6_1,
		RVHV_LAST,
		RVHV_DEFAULT = RVHV_0_6_1,
		} riscvHypVer;
VMID_bits	Uns32	This defines the number of bits implemented in the VMID
		(maximum of 7 for RV32 and 14 for RV64).
GEILEN	Uns32	This specifies the number of guest external interrupts
		implemented (maximum of 31 for RV32 and 63 for RV64).
xtinst_basic	Bool	If True, this specifies that only pseudo-instructions are reported
		by htinst/mtinst; if False, then true instructions can be
		reported as well.

5.12 Code Size Reduction Extension

Fields here are applicable when the Code Size Reduction Extension is implemented. All field defaults can be overridden using a model parameter of the same name.

Field	Type	Description
Zcee_version	riscvZceeVer	This specifies the implemented Code Size Reduction Zcee subset
		Extension version, defined by the riscvZceeVer enumeration:
		typedef enum riscvZceeVerE {
		RVZCEE_NA,
		RVZCEE_1_0_0_RC
		} riscvZceeVer;
compress_present	riscvCompressSet	By default, all Code Size Reduction Extension instruction subsets
		are unimplemented. This field is a bitmask allowing <i>implemented</i>
		subsets to be specified:
		<pre>typedef enum riscvCompressSetE {</pre>
		RVCS_Zcee = (1<<0),
		} riscvCompressSet;
		The presence or absence of the single current subset can be
		specified using parameter Zcee. It is expected that more subsets
		will be added in future.

5.13DSP Extension

Fields here are applicable when the DSP Extension is implemented. All field defaults can be overridden using a model parameter of the same name.

Field	Type	Description
dsp_version	riscvDSPVer	This specifies the implemented DSP Extension version, defined by the riscvDSPVer enumeration:
		<pre>typedef enum riscvDSPVerE { RVDSPV_0_5_2,</pre>
dsp_absent	riscvDSPSet	By default, all DSP Extension instruction subsets are implemented. This field is a bitmask allowing unimplemented subsets to be specified: typedef enum riscvDSPSetE { RVPS_Zpsfoperand = (1<<0), } riscvDSPSet;
		The single entry <code>Zpsfoperand</code> is valid for RV32 only, and indicates whether instructions operating on register <i>pairs</i> are implemented. Its presence can by modified using a parameter of the same name.

5.14 Debug Mode

Fields here are applicable when Debug mode is required. All field defaults can be overridden using a model parameter of the same name unless otherwise specified.

Field	Type	Description	
debug_version	riscvDebugVer	This specifies the implemented Debug version, defined by the	
		riscvDebugVer enumeration:	
		<pre>typedef enum riscvDebugVerE {</pre>	
		RVDBG_0_13_2, // 0.13.2-DRAFT	
		RVDBG_0_14_0, // 0.14.0-DRAFT	
		RVDBG_DEFAULT = RVDBG_0_14_0	
debug_mode	riscvDMMode	riscvDebugVer;This field specifies how Debug mode is implemented. The possible	
3—		behaviors are specified by the riscvDMMode enumeration:	
		typedef enum riscvDMModeE {	
		RVDM_NONE,	
		RVDM_VECTOR,	
		RVDM_INTERRUPT,	
		RVDM_HALT,	
3 - 1 3 3	TT C 4	riscvDMMode;	
debug_address	Uns64	This specifies the address to jump to on a debug event (when	
3	TT C 4	debug_mode is RVDM_VECTOR).	
dexc_address	Uns64	This specifies the address to jump to on a debug exception (when	
		debug_mode is RVDM_VECTOR).	
debug_eret_mode	riscvDERETMode	This specifies the required behavior when MRET, SRET or URET	
		instructions are executed in Debug mode. The possible behaviors are	
		specified by the riscvDERETMode enumeration:	
		typedef enum riscvDERETModeE {	
		RVDRM_NOP, // treat as NOP	
		RVDRM_JUMP, // jump to dexc_address RVDRM_TRAP, // trap to dexc_address	
		riscvDERETMode	
		For RVDRM_JUMP, the instruction is considered to have retired. For	
		RVDRM_TRAP, the instruction is <i>not</i> considered to have retired.	
defer_step_bug	Bool	The 0.13.2 Debug specification was ambiguous about required	
		behavior when a debug single step is attempted while there is a	
		pending exception that will be taken before the non-debug-mode	
		instruction can execute.	
		By default, the model will take the step breakpoint before the first trap	
		handler instruction is executed in this case, which was the intention of	
		the specification and explicitly stated in the 0.14.0 draft. Setting this	
		configuration option to True enables an alternative behavior where	
		the step breakpoint is instead taken <i>after the first trap handler</i>	
		instruction has executed. This may be required for compatibility with	
		legacy hardware where the specification was misinterpreted. There is	
		no parameter to override this configuration option and it should be	
		explicitly set in the configuration of any variant that requires it.	
	1	enphoto, see in the configuration of any variant that requires it.	

5.15 Trigger Module

Fields here are applicable when the Trigger Module is configured. All field defaults can be overridden using a model parameter of the same name.

Field	Type	Description	
trigger_num	Uns32	This field specifies how many trigger registers are implemented. If	
		trigger_num is 0, the trigger module is not configured.	
tinfo	Uns32	This specifies the implemented trigger types. Currently, only trigger	
		types 0 and 2 are supported by the base model, so tinfo should be set	
		to either 0x4 or 0x5.	
mcontext_bits	Uns32	This specifies the number of implemented bits in the mcontext	
		register.	
scontext_bits	Uns32	This specifies the number of implemented bits in the scontext	
7 7 7 7	20	register.	
mvalue_bits	Uns32	This specifies the number of implemented bits in the	
		textra32/textra64 mvalue field. If zero, the mselect field in the	
	TT 2.0	same register is tied to zero.	
svalue_bits	Uns32	If Supervisor mode is present, this specifies the number of	
		implemented bits in the textra32/textra64 svalue field. If zero,	
mcontrol maskmax	Uns32	the sselect field in the same register is tied to zero.	
_		This specifies the value of the mcontrol.maskmax field.	
tinfo_undefined	Bool	This specifies that the tinfo register is undefined, and that accesses to	
		it will trap to Machine mode.	
tcontrol_undefined	Bool	This specifies that the tcontrol register is undefined, and that	
	- I	accesses to it will trap to Machine mode.	
mcontext_undefined	Bool	This specifies that the moontext register is undefined, and that	
	Bool	accesses to it will trap to Machine mode.	
scontext_undefined	ROOT	This specifies that the scontext register is undefined, and that	
mscontext_undefined	Bool	accesses to it will trap to Machine mode.	
lisconcext_underined	BOOT	This specifies that the mscontext register is undefined, and that accesses to it will trap to Machine mode Debug Version 0.14.0 and	
		later).	
hcontext undefined	Bool	This specifies that the hoontext register is undefined, and that	
income enc_underined	2001	accesses to it will trap to Machine mode (when Hypervisor extension	
		is present).	
amo_trigger	Bool	This specifies whether AMO operations cause load/store triggers to be	
		activated.	
no_hit	Bool	This specifies whether the optional hit bit in tdata1 is	
		unimplemented.	
no_sselect_2	Bool	If Supervisor mode is present, this specifies whether the sselect	
		field in textra32/textra64 registers is unable to hold value 2	
		(indicating match by ASID is not allowed).	

5.16 Multicore variants

Fields here are applicable only for multicore processor variants (SMP or AMP). All field defaults can be overridden using a model parameter of the same name.

Field	Type	Description	
numHarts	Uns32	This field specifies how many processors are implemented beneath the root level in a multicore variant. A value of 0 specifies that the processor is not a multicore variant.	
members	const char **	is not a multicore variant. For a multicore variant (numHarts!=0), a null value for this parameter specifies that the processor is an SMP processor. If numHarts!=0 and members is non-null, then members must be a list of numHarts strings, each string specifying the variant name of a cluster member. The cluster member name must be the name of another variant in the current processor configuration list. The processor hierarchy will then be constructed with a heterogeneous set of variants, where the nth hart is of the type corresponding to the nth element of members.	

5.17CSR Default Values

The csr field contains default values for some CSRs that are typically read-only or not otherwise fully configurable by other options mentioned above. All field defaults can be overridden using a model parameter of the same name unless otherwise stated.

Field	Type	Description	
csr.mvendorid	Uns64	mvendorid CSR value.	
csr.marchid	Uns64	marchid CSR value.	
csr.mimpid	Uns64	mimpid CSR value.	
csr.mhartid	Uns64	mhartid CSR value.	
csr.mconfigptr	Uns64	mconfigptr CSR value. Not used for Privileged Architecture versions 1.11 and earlier.	
csr.mtvec	Uns64	mtvec CSR reset value.	
csr.mstatus	Uns64	mstatus CSR reset value. Fields mstatus.FS and mstatus.VS can be overridden using parameters mstatus_FS and mstatus_VS, respectively.	
csr.mclicbase	Uns64	mclicbase CSR value (significant only if the CLIC is present and internally implemented).	

5.18 CSR Masks

The csrMask field defines write masks for some CSRs. If the fields are zero, default values are used as described in the *Default if Zero* column below. All field defaults can be overridden using parameters with _mask suffix; for example use parameter mtvec_mask to override the value of csrMask.mtvec.

Field	Type	Description	Default if Zero
csrMask.mtvec	Uns64	mtvec CSR write mask.	all bits writable except mtvec[1:0], which depend on basic IC/CLIC presence
csrMask.stvec	Uns64	stvec CSR write mask.	all bits writable except stvec[1:0], which depend on basic IC/CLIC presence
csrMask.utvec	Uns64	utvec CSR write mask (N extension).	all bits writable except utvec[1:0], which depend on basic IC/CLIC presence
csrMask.mtvt	Uns64	mtvt CSR write mask (CLIC).	all bits writable except mtvt[5:0]
csrMask.stvt	Uns64	stvt CSR write mask (CLIC).	all bits writable except stvt[5:0]
csrMask.utvt	Uns64	utvt CSR write mask (CLIC and N extension).	all bits writable except utvt[5:0]
csrMask.tdata1	Uns64	tdata1 CSR write mask (Trigger Module).	all bits writable
csrMask.mip	Uns64	mip CSR write mask	0x337
csrMask.sip	Uns64	sip CSR write mask	0x103
csrMask.uip	Uns64	uip CSR write mask (N extension)	0x001
csrMask.hip	Uns64	hip CSR write mask (H extension)	0x004
csrMask.envcfg	Uns64	menvcfg/henvcfg/senvcfg write mask. Not used for Privileged Architecture versions 1.11 and earlier.	0x800000000000001

6 Adding Custom Instructions (addInstructions)

The addInstructions extension demonstrates how to add custom instructions to a RISC-V model. The extension adds four instructions in the custom space of a RISC-V processor. Each instruction takes two 32-bit GPR inputs (rs1 and rs2) and writes a result to a target GPR (rd), as follows:

All behavior of this extension object is implemented in file addInstructionsExtensions.c. Sections will be discussed in turn below.

6.1 Intercept Attributes

The behavior of the extension is defined using the standard vmiosAttr structure:

```
vmiosAttr modelAttrs = {
 .versionString = VMI_VERSION,
             // version string
 // CONSTRUCTOR/DESTRUCTOR ROUTINES
 // INSTRUCTION INTERCEPT ROUTINES
 = addInstructionsMorph,
               // instruction morph callback
     = addInstructionsDisassemble,
               // disassemble instruction
 // ADDRESS INTERCEPT DEFINITIONS
 .intercepts
     = \{\{0\}\}
```

In this extension, there is a constructor, a JIT translation (morpher) function and a disassembly function.

6.2 Object Type and Constructor

The object type is defined as follows:

To be compatible with the integration facilities described in this document, an extension object must contain the riscv, decode32 and extCB fields shown here. It may also contain other instance-specific fields. The constructor initializes the fields as follows:

```
static VMIOS_CONSTRUCTOR_FN(addInstructionsConstructor) {
    riscvP riscv = (riscvP)processor;
    object->riscv = riscv;

    // prepare client data
    object->extCB.clientData = object;

    // register extension with base model using unique ID
    riscv->cb.registerExtCB(riscv, &object->extCB, EXTID_ADDINST);
}
```

The extCB field defines one side of the interface between the extension object and the base RISC-V model. It is filled by the extension object constructor with callback function pointers and other data that are used by the base model to communicate with the extension object. To complement this, the base model itself implements a set of *interface functions* that can be called from the extension object to query and modify the base model state. These are discussed in following sections.

The constructor must initialize the clientData field within the extCB structure with the extension object and then call the registerExtCB interface function to register this extension object with the model. The last argument to this function is an identification number that should uniquely identify this extension object in the case that multiple libraries are installed on one RISC-V processor.

6.3 Instruction Decode

Because this extension object is implementing new instructions, it needs to define a utility function to decode those new instructions. Provided that the instructions follow the standard RISC-V pattern in terms of operand locations and types, an interface function is available to simplify this process.

The first step is to define an enumeration with an entry for each new instruction:

```
typedef enum riscvExtITypeE {
    // extension instructions
    EXT_IT_CHACHA20QR1,
    EXT_IT_CHACHA20QR2,
    EXT_IT_CHACHA20QR3,
    EXT_IT_CHACHA20QR4,

    // KEEP LAST
    EXT_IT_LAST
} riscvExtIType;
```

Then, information about each instruction is given in a table of riscvExtInstrAttrs entries, with one entry for each instruction. Members of the table should be initialized using the EXT_INSTRUCTION macro, defined (like all interface function types and macros) in file riscvModelCallbackTypes.h in the RISC-V model source:

```
const static risevExtInstrAttrs attrsArray32[] = {
    EXT_INSTRUCTION(
        EXT_IT_CHACHA20QR1, "chacha20qr1", RVANY, RVIP_RD_RS1_RS2, FMT_R1_R2_R3,
        "|0000000|....|000|....|0001011|"
),
    EXT_INSTRUCTION(
        EXT_IT_CHACHA20QR2, "chacha20qr2", RVANY, RVIP_RD_RS1_RS2, FMT_R1_R2_R3,
        "|0000000|....|0001|....|0001011|"
),
    EXT_INSTRUCTION(
        EXT_IT_CHACHA20QR3, "chacha20qr3", RVANY, RVIP_RD_RS1_RS2, FMT_R1_R2_R3,
        "|0000000|....|010|....|0001011|"
),
    EXT_INSTRUCTION(
        EXT_IT_CHACHA20QR4, "chacha20qr4", RVANY, RVIP_RD_RS1_RS2, FMT_R1_R2_R3,
        "|0000000|....|....|011|....|0001011|"
)}
};
```

Each instruction is described by 6 arguments to the EXT_INSTRUCTION macro:

- 1. The instruction enumeration member name (e.g. EXT_IT_CHACHA20QR1);
- 2. The instruction opcode, as a string (e.g. "chacha20gr1");
- 3. The applicable architecture (using enumeration values defined in file riscvVariant.h in the base model). Value RVANY means no constraint; other values can constrain an instruction to a particular XLEN (e.g. RV32 or RV64) or to a particular extension code (e.g. RVANYB) or a combination of the two (e.g. RV32B). Given this constraint, the base model will automatically check that the constraint is valid and generate an Illegal Instruction exception if it is not.
- 4. The instruction operands. In this case, the value RVIP_RD_RS1_RS2 means an instruction targeting GPR Rd and taking GPRs Rs1 and Rs2 as arguments, with all registers in the standard positions in a RISC-V instruction. Other operand layouts can be specified instead, as defined by the following enumeration in riscvModelCallbackTypes.h:

```
typedef enum riscvExtInstrPatternE {
```

See section 12 for a detailed description of each of these.

- 5. How arguments should be shown when the instruction is disassembled, as described by a format string defined in riscvDisassembleFormats.h in the base model. In this case, the value FMT_R1_R2_R3 specifies that the three GPR arguments should be shown as a comma-separated list.
- 6. The instruction pattern, in terms of ones, zeros and dot (don't care) bits, separated by vertical bar characters which are ignored. For example, the chacha20qr1 instruction is defined using this pattern string (the comment identifies standard RISC-V instruction fields):

```
| dec | rs2 | rs1 |fn3| rd | dec |
"|0000000|.....|....|000|.....|0001011|"
```

The table of instructions is used by the fetchInstruction interface function, as follows:

Arguments to cb.fetchInstruction are:

- 1. The RISC-V processor object;
- 2. The instruction address:

- 3. A pointer to an object of type riscvExtInstrInfo which is filled by cb.fetchInstruction with details of the decoded instruction;
- 4. A pointer to a decode table structure used by cb.fetchInstruction;
- 5. A pointer to the instruction table, defined above;
- 6. An indication of the number of entries in the instruction table;
- 7. The size (in bits) of instructions in the table. In this case, instructions are 32 bits.

Function cb.fetchInstruction returns either the index number of the decoded instruction or EXT_IT_LAST, if the instruction is not specified in this instruction table.

The riscvExtInstrInfo type which is filled by cb.fetchInstruction has this definition:

Fields thisPC, instruction, bytes, arch, opcode and format are always filled. Fields r, mask, rm and c are filled if applicable to the operand pattern, otherwise they are zeroed. Field userData is available for the extension object to use if it requires to pass further data to other stages (disassembly or JIT instruction translation).

All instructions added by this extension have operands specified by RVIP_RD_RS1_RS2, so in this case, r[0], r[1] and r[2] are filled with register descriptions extracted from the instruction, and other fields are zero.

Typically, the decode function will be used unmodified in a new extension object, except for changing its name: only the instruction type enumeration and attrsArray32 entries should change.

6.4 Instruction Disassembly

The decode routine described in the previous section can be used in combination with the disassInstruction interface function the implement instruction disassembly in standard form:

```
// extension
if(decode(riscv, object, thisPC, &info) != EXT_IT_LAST) {
    result = riscv->cb.disassInstruction(riscv, &info, attrs);
}
return result;
}
```

This function calls decode. If the result is not EXT_IT_LAST, then the instruction was successfully decoded by this extension object, and interface function disassInstruction is called to produce the disassembly string. This takes three arguments:

- 1. The RISC-V processor instance;
- 2. The riscvExtInstrInfo argument block (filled by function decode);
- 3. The disassembly attributes passed to chachaDisassemble (whether normal or uncooked disassembly is required).

This will produce disassembly for instructions in this extension that conforms exactly to the disassembly generated by base model instructions. For example:

```
Info 'iss/cpu0', 0x0000000000102b4(processWord+8): 01010413 addi s0,sp,16
Info 'iss/cpu0', 0x00000000000102b8(processWord+c): 00050513 mv a0,a0
Info 'iss/cpu0', 0x00000000000102bc(processWord+10): 00058593 mv a1,a1
Info 'iss/cpu0', 0x00000000000102c0(processWord+14): 00b5050b chacha20qr1 a0,a0,a1
Info 'iss/cpu0', 0x0000000000102c4(processWord+18): 00b5150b chacha20qr2 a0,a0,a1
Info 'iss/cpu0', 0x0000000000102c8(processWord+1c): 00b5250b chacha20qr3 a0,a0,a1
Info 'iss/cpu0', 0x0000000000102cc(processWord+20): 00b5350b chacha20qr4 a0,a0,a1
Info 'iss/cpu0', 0x0000000000102d0(processWord+24): 00b5050b chacha20qr1 a0,a0,a1
Info 'iss/cpu0', 0x0000000000102d4(processWord+24): 00b5050b chacha20qr2 a0,a0,a1
Info 'iss/cpu0', 0x0000000000102d8(processWord+2c): 00b5250b chacha20qr2 a0,a0,a1
Info 'iss/cpu0', 0x0000000000102dc(processWord+30): 00b5350b chacha20qr4 a0,a0,a1
Info 'iss/cpu0', 0x0000000000102e0(processWord+34): 00050513 mv a0,a0
Info 'iss/cpu0', 0x00000000000102e4(processWord+34): 00050513 mv a0,a0
Info 'iss/cpu0', 0x00000000000102e4(processWord+38): 00c12403 lw s0,12(sp)
Info 'iss/cpu0', 0x00000000000102e8(processWord+3c): 01010113 addi sp,sp,16
```

Typically, the disassembly function will be used unmodified in a new extension object, except for changing its name.

6.5 Instruction Translation

Information about each instruction is given in a table of riscvExtMorphAttr entries, with one entry for each instruction. This type is defined in riscvModelCallbackTypes.h as follows:

Field morph specifies a function to be called to translate the instruction. Field iclass is used to specify an instruction *class*; this information is used by some supplemental tools (such as timing estimators) but is not required if those tools are not used. Field variant is a model-specific variant code: this can be used to specify whether an instruction is implemented in a particular instantiation of this extension object (useful if the library can

be configured to support multiple supplementary instructions whose presence is determined by a configuration register, for example). Field userData can hold any extension-specific data.

In this example, the table is specified like this:

```
const static riscvExtMorphAttr dispatchTable[] = {
    [EXT_IT_CHACHA20QR1] = {morph:emitCHACHA20QR, userData:(void *)16},
    [EXT_IT_CHACHA20QR2] = {morph:emitCHACHA20QR, userData:(void *)12},
    [EXT_IT_CHACHA20QR3] = {morph:emitCHACHA20QR, userData:(void *) 8},
    [EXT_IT_CHACHA20QR4] = {morph:emitCHACHA20QR, userData:(void *) 7},
};
```

Here, the same callback function (emitCHACHA20QR) is used for all four extension instructions, with behavior controlled using an integer rotate passed using the userData field.

The JIT translation function is specified like this:

This function defines a structure of type riscvExtMorphState, which is used to encapsulate all information required to translate a single instruction:

The structure is declared with riscy and object fields initialized:

```
riscvExtMorphState state = {riscv:riscv, object:object};
```

Then, the info field is filled with information about the current instruction:

```
riscvExtIType type = decode(riscv, object, thisPC, &state.info);
```

If the instruction is implemented by this extension object, the attrs field is filled with the relevant entry from table dispatchTable, and the interface function morphExternal is called to perform the translation:

```
// fill translation attributes
state.attrs = &dispatchTable[type];

// translate instruction
riscv->cb.morphExternal(&state, 0, opaque);
```

Function morphExternal takes three arguments:

- 1. The riscvExtMorphState structure;
- 2. A disable reason string. If this string is non-NULL, then the instruction is not translated, but instead an Illegal Instruction exception is triggered, with the given string reported as a reason in verbose mode. In this example, the string is NULL, so the instruction is always translated, but typically code at this point would validate the variant in the riscvextmorphattr entry against current configuration in the extension object, and return a non-NULL disable reason string if required.
- 3. The opaque function argument passed to chachamorph.

Interface function morphExternal performs standard checks for instruction validity (for example, if the instruction architecture is defined as RV64 then an Illegal Instruction exception is raised if the current XLEN is 32). If the instruction is valid, the appropriate callback function from the dispatchTable is called to generate JIT code to implement the instruction.

Typically, the JIT translation function function will be used unmodified in a new extension object, except for changing its name.

Each translation callback function is passed a single argument of type riscvextMorphStateP, which holds all information required to generate code for the current instruction. In this case, function emitCHACHA20QR is implemented like this:

```
static EXT_MORPH_FN(emitCHACHA20QR) {
   riscvP riscv = state->riscv;
   // get abstract register operands
   riscvRegDesc rd = getRVReg(state, 0);
   riscvRegDesc rs1 = getRVReg(state, 1);
   riscvRegDesc rs2 = getRVReg(state, 2);
   // get VMI registers for abstract operands
   vmiReg rdA = getVMIReg(riscv, rd);
   vmiReg rslA = getVMIReg(riscv, rsl);
   vmiReg rs2A = getVMIReg(riscv, rs2);
   // emit embedded call to perform operation
   UnsPS rotl = (UnsPS)state->attrs->userData;
   Uns32 bits = 32;
   vmimtArgReg(bits, rs1A);
   vmimtArgReg(bits, rs2A);
   vmimtArgUns32(rot1);
   vmimtCallResult((vmiCallFn)qrN_c, bits, rdA);
```

```
// handle extension of result if 64-bit XLEN
writeRegSize(riscv, rd, bits, True);
}
```

The first part of this function extracts RISC-V abstract register definitions from the passed state object for registers r[0], r[1] and r[2]:

```
riscvRegDesc rd = getRVReg(state, 0);
riscvRegDesc rs1 = getRVReg(state, 1);
riscvRegDesc rs2 = getRVReg(state, 2);
```

The abstract register description combines register index (0-31), type information (X, F or V register) with size (8, 16, 32 or 64 bits). Function getring is a simple utility function:

```
inline static riscvRegDesc getRVReg(riscvExtMorphStateP state, Uns32 argNum) {
    return state->info.r[argNum];
}
```

The next part of the function translates abstract register definitions into VMI register definitions:

```
vmiReg rdA = getVMIReg(riscv, rd);
vmiReg rs1A = getVMIReg(riscv, rs1);
vmiReg rs2A = getVMIReg(riscv, rs2);
```

Function getVMIReg is a simple wrapper function around an interface function of the same name:

```
inline static vmiReg getVMIReg(riscvP riscv, riscvRegDesc r) {
   return riscv->cb.getVMIReg(riscv, r);
}
```

Once the registers have been converted to VMI register descriptions, all available VMI morph-time operations can be used (see the *VMI Morph Time Function Reference Manual* and *OVP Processor Modeling Guide*). For simplicity, it is usually easiest to implement extension instructions as *embedded calls*, in which each extension instruction is implemented by a simple function. To do this, first define a utility function to implement the instruction operation. In this case, the utility function is this:

```
static Uns32 qrN_c(Uns32 rs1, Uns32 rs2, Uns32 rot1) {
   return ((rs1 ^ rs2) << rot1) | ((rs1 ^ rs2) >> (32-rot1));
}
```

This function takes two 32-bit register inputs (rs1 and rs2) and constant rotation. It returns operation results as described at the start of this chapter. Within the translation callback function, a call to this utility function is emitted. First, the constant rotation amount is extracted from the userData field in the riscvextMorphAttr entry:

```
UnsPS rotl = (UnsPS)state->attrs->userData;
```

The two GPR sources and the constant amount are passed as arguments to the utility function, and a call to that emitted, and the result is assigned to register rd:

```
Uns32 bits = 32;
vmimtArgReg(bits, rs1A);
vmimtArgReg(bits, rs2A);
vmimtArgUns32(rot1);
vmimtCallResult((vmiCallFn)qrN_c, bits, rdA);
```

The instructions operate on data of fixed width (32 bits). If run on a RISC-V with XLEN of 64, the 32-bit result must be extended to 64 bits. This extension is specified as follows:

```
writeRegSize(riscv, rd, bits, True);
```

Function writeRegSize is again a simple wrapper round an interface function of the same name:

```
inline static void writeRegSize(
    riscvP     riscv,
    riscvRegDesc r,
    Uns32     srcBits,
    Bool     signExtend
) {
    riscv->cb.writeRegSize(riscv, r, srcBits, signExtend);
}
```

The writeRegSize interface function will extend the value in abstract register r from the srcBits to the full register size encoded in the abstract register. The extension can either be zero-extension or sign-extension (in this case, sign-extension).

6.5.1 Required VMI Morph-Time Function Knowledge

When using embedded functions to implement extension functions, knowledge of only a small subset of the VMI Morph-Time Function function API is required. The necessary functions are those that specify function arguments, together with vmimtCallResultAttrs and its aliases:

```
// Add various argument types to the stack frame
void vmimtArgProcessor(void);
void vmimtArgUns32(Uns32 arg);
void vmimtArgUns64(Uns64 arg);
void vmimtArgFlt64(Flt64 arg);
void vmimtArgReg(vmiRegArgType argType, vmiReg r);
void vmimtArgRegSimAddress(Uns32 bits, vmiReg r);
void vmimtArgSimAddress(Addr arg);
void vmimtArgSimPC(Uns32 bits);
void vmimtArgNatAddress(const void *arg);
// Deprecated name for argument type function
#define vmimtArgDouble vmimtArgFlt64
// Make a call with all current stack frame arguments. If 'rd' is not VMI_NOREG,
// the function result (of size bits) is assigned to this register. Argument
// 'attrs' is used to define optimization attributes of a called function
// (see the comment preceding the definition of that type).
```

Refer to the VMI MorphTime Function Reference manual for detailed information about these.

6.6 Example Execution

The extension can be exercised using a simple assembler program:

```
// GPR aliases
#define r_zero
#define r_ra
#define r_sp
#define r_gp
#define r_tp
#define r_t0
                  5
#define r_t1
#define r_t2
#define r_s0
                  8
#define r_s1
#define r_a0
                 10
#define r_a1
                11
#define r_a2
                 12
#define r_a3
                 13
#define r_a4
#define r_a5
                 15
#define r_a6
#define r_a7
                 17
#define r_s2
#define r_s3
                  19
#define r_s4
                  20
#define r_s5
#define r_s6
#define r_s7
#define r_s8
#define r_s9
#define r_s10
                  26
#define r_s11
                  27
#define r t3
                  28
#define r_t4
                  29
#define r_t5
#define r_t6
```

```
// CHACHA20QRN <N>, <rd>, <rs1>, <rs2>
#define CHACHA20QRN(_N, _RD, _RS1, _RS2) .word ( \
           << 0)
    (_RD
            << 7)
    ((_N-1) << 12)
    (_RS1 << 15)
    (_RS2 << 20)
    (0x01 << 25)
// CHACHA20QR1-4 <rd> <rs1>, <rs2>
#define CHACHA20QR1(_RD, _RS1, _RS2) CHACHA20QRN(1, _RD, _RS1, _RS2)
#define CHACHA20QR2(_RD, _RS1, _RS2) CHACHA20QRN(2, _RD, _RS1, _RS2)
#define CHACHA20QR3(_RD, _RS1, _RS2) CHACHA20QRN(3, _RD, _RS1, _RS2)
#define CHACHA20QR4(_RD, _RS1, _RS2) CHACHA20QRN(4, _RD, _RS1, _RS2)
START_TEST:
                      s0, 0x12345678
                      s1, 0xaabbccdd
         // validate CHACHA instructions
        CHACHA20QR1(r_s2, r_s0, r_s1)
         CHACHA20QR2(r_s2, r_s0, r_s1)
         CHACHA20QR3(r_s2, r_s0, r_s1)
         CHACHA20QR4(r_s2, r_s0, r_s1)
         EXIT_TEST
```

This can be run using the iss.exe simulator like this:

Which produces this output:

```
Info 1: 'iss/cpu0', 0x0000000080000000(_start): Machine 4000206f j
Info 2: 'iss/cpu0', 0x0000000080002400(START_TEST): Machine 12345437 lui
                                                                          s0,0x12345
     s0 0000000000000000 -> 0000000012345000
Info 3: 'iss/cpu0', 0x0000000080002404(START_TEST+4): Machine 6784041b addiw s0,s0,1656
     s0 0000000012345000 -> 0000000012345678
Info 4: 'iss/cpu0', 0x0000000080002408(START_TEST+8): Machine 000ab4b7 lui
                                                                              s1,0xab
Info s1 000000000000000 -> 000000000000ab000
Info 5: 'iss/cpu0', 0x000000008000240c(START_TEST+c): Machine bbd4849b addiw
1091
Info
      sl 000000000000ab000 -> 00000000000aabbd
Info 6: 'iss/cpu0', 0x0000000080002410(START_TEST+10): Machine 00c49493 slli
                                                                              s1.s1.0xc
     s1 000000000000aabbd -> 00000000aabbd000
Info 7: 'iss/cpu0', 0x0000000080002414(START_TEST+14): Machine cdd48493 addi
                                                                               s1,s1,-
803
```

```
Info s1 00000000aabbd000 -> 00000000aabbccdd
Info 8: 'iss/cpu0', 0x0000000080002418(START_TEST+18): Machine 0294090b chacha20qr1
s2,s0,s1
Info s2 000000000000000 -> ffffffff9aa5b88f
Info 9: 'iss/cpu0', 0x000000008000241c(START_TEST+1c): Machine 0294190b chacha20qr2
s2,s0,s1
Info s2 ffffffff9aa5b88f -> fffffffff9aa5b88
Info 10: 'iss/cpu0', 0x0000000080002420(START_TEST+20): Machine 0294290b chacha20gr3
s2,s0,s1
     s2 fffffffff9aa5b88 -> ffffffff8f9aa5b8
Info 11: 'iss/cpu0', 0x000000000002424(START_TEST+24): Machine 0294390b chacha20qr4
s2,s0,s1
Info s2 ffffffff8f9aa5b8 -> 0000000047cd52dc
Info 12: 'iss/cpu0', 0x0000000080002428(START_TEST+28): Machine 4501
                                                              li
                                                                       a0,0
```

Note the four custom instructions being executed and that result values are sign-extended from bit 31.

7 Adding Custom CSRs (addCSRs)

The addCSRs extension demonstrates how to add custom CSRs to a RISC-V model. The extension adds five CSRs in the custom space of a RISC-V processor. Three of the CSRs are implemented using plain registers, and one of these is read-only. The other two CSRs are implemented using callback functions. In detail, the CSRs are:

custom_rw1_32

This is a 32-bit M-mode CSR implemented as a plain register with a write mask (some bits are not writeable). When accessed with XLEN 64, the value is zero extended from 32 to 64 bits.

custom_rw1_64

This is a 64-bit M-mode CSR implemented as a plain register with a write mask (some bits are not writeable). When accessed with XLEN 32, the most-significant 32 bits are zero.

custom ro1

This is a 64-bit M-mode read-only CSR implemented as a plain register.

custom_rw3_32

This is a 32-bit M-mode CSR implemented using callback functions.

custom_rw4_64

This is a 64-bit M-mode CSR implemented using callback functions.

In addition, the example shows how to modify the behavior of the existing mstatus CSR to add an extra field to it.

All behavior of this extension object is implemented in file addCSRsExtensions.c and header files addCSRsCSR.h and addCSRsConfig.h. Sections will be discussed in turn below.

7.1 CSR Type Definitions

Utility structures are defined for each of the CSRs implemented by this extension, in file addCSRsCSR.h. The structures use macros from file riscvCSR.h in the base model. 32-bit CSRs are defined using macros CSR_REG_TYPE_32 (to define the structure type name) and CSR_REG_STRUCT_DECL_32 (to define a union allowing the CSR to be accessed either using fields or as an entire 32-bit value). For example, here is the definition of custom CSR custom_rw1_32 from file addCSRsCSR.h:

```
// 32-bit view
typedef struct {
    Uns32 F1 : 8;
    Uns32 _u1 : 8;
    Uns32 F3 : 8;
    Uns32 _u2 : 8;
} CSR_REG_TYPE_32(custom_rw1_32);
// define 32 bit type
```

```
CSR_REG_STRUCT_DECL_32(custom_rwl_32);

// define write masks
#define WM32_custom_rwl_32 0x00ff00ff
#define WM64_custom_rwl_32 0x00ff00ff
```

This CSR has two true fields (F1 and F3) and two unused field that are always zero. The last two #define lines specify *write masks* for the CSR, when it is written with XLEN of 32 and 64. In this case, the values are the same and allow change only to fields F1 and F3.

For 64-bit CSRs, equivalent macros CSR_REG_TYPE_64 and CSR_REG_STRUCT_DECL_64 are used instead. For example, here is the definition of custom CSR custom_rw2_64 from file addCSRsCSR.h:

```
// 64-bit view
typedef struct {
    Uns32 F1 : 8;
    Uns32 _u1 : 8;
    Uns32 F3 : 8;
    Uns32 _u2 : 8;
    Uns32 _u2 : 8;
    Uns32 _u3 : 8;
    Uns32 _u3 : 8;
    Uns32 _r7 : 8;
    Uns32 _u4 : 8;
} CSR_REG_TYPE_64(custom_rw2_64);

// define 32 bit type
CSR_REG_STRUCT_DECL_64(custom_rw2_64);

// define write masks
#define WM32_custom_rw2_64 0x00ff00ff
#define WM64_custom_rw2_64 0xff00ff0000ffULL
```

In this case the write masks for XLEN of 32 and 64 differ, because only when XLEN is 64 are the most-significant bits accessible.

7.2 Extension-Specific Configuration

File addCSRsConfig.h defines a structure specifying extension-specific configuration information. In this case, the extension allows one CSR default value to be configurable:

```
typedef struct addCSRsConfigS {
    // extension CSR register values in configuration
    struct {
        CSR_REG_DECL(custom_rol);
    } csr;
} addCSRsConfig;

DEFINE_S (addCSRsConfig);
DEFINE_CS(addCSRsConfig);
```

The extension-specific configuration structure is used in the definition of variant configurations in file riscvConfigList.h of the linked model:

```
static riscvExtConfigCP allExtensions[] = {
    // example adding CSRs
    &(const riscvExtConfig){
```

This specifies that the default value for custom CSR custom_ro1 should be 0x12345678.

7.3 Intercept Attributes

The behavior of the extension is defined using the standard vmiosAttr structure in addCSRSExtensions.c:

```
vmiosAttr modelAttrs = {
 .versionString = VMI_VERSION,
                    // version string
 .modelType = VMI_INTERCEPT_LIBRARY, // type
.packageName = "addCSRs", // description
 .objectSize = sizeof(vmiosObject), // size in bytes of OSS object
 // CONSTRUCTOR/DESTRUCTOR ROUTINES
 .constructorCB = addCSRsConstructor, // object constructor
 // ADDRESS INTERCEPT DEFINITIONS
 .intercepts
       = {{0}}
```

In this extension, there is a constructor to register the custom CSRs with the base model.

7.4 Object Type and Constructor

The object type is defined as follows:

```
typedef struct vmiosObjectS {
   // Info for associated processor
   riscvP
                  riscv;
   // configuration (including CSR reset values)
   addCSRsConfig config;
   // extension CSR info
   addCSRsCSRs csr;
                                        // extension CSR values
                                      // extension CSR definitions
                  csrs[XCSR_ID(LAST)];
   riscvCSRAttrs
              mstatus30;
                                       // modified mstatus bit 30
   // extension callbacks
   riscvExtCB
                  extCB;
} vmiosObject;
```

To be compatible with the integration facilities described in this document, an extension object must contain the riscv, config, csr, csrs and extCB fields shown here. It may also contain other instance-specific fields: in this case, a field mstatus30 is added, to hold the value of bit 30 of the mstatus register, which is a custom field added by this extension.

The config field holds configuration-specific information (used, for example, to hold initial values for read-only CSR fields when these are configuration dependent (see section 7.2).

The csr field holds current values of each CSR defined by this extension. The addCSRsCSRs value container type is defined in file addCSRsCSR.h like this:

The csrs field holds description information for each CSR defined by this extension (required by the debugger and when tracing register value changes, for example). The riscvCSRAttrs type is defined in the base model:

```
typedef struct riscvCSRAttrsS {
  // COMMON FIELDS
             // 32-BIT FIELDS
reg32; // register
writeMaskV32; // variable write mask
writeMaskC32; // constant write mask
                                  // 32-BIT FIELDS
   vmiReg
   IIns32
                                   // 64-BIT FIELDS
             reg64;
writeMaskV64;
   vmiReg
                                   // register
   vmiReg
                                   // variable writable bit mask
                   writeMaskC64;
   Uns64
                                  // constant writable bit mask
} riscvCSRAttrs;
```

Field csrs is an array of these structures, of size XCSR_ID(LAST), which is a member of the extCSRId enumeration in addCSRsExtensions.c:

This enumeration contains one member for each custom CSR added by this extension, an entry for the standard mstatus CSR (whose behavior is being modified) and a final LAST member for sizing.

The constructor initializes the fields in the vmiosobject structure as follows:

```
static VMIOS_CONSTRUCTOR_FN(addCSRsConstructor) {
    riscvP riscv = (riscvP)processor;

    object->riscv = riscv;

    // prepare client data
    object->extCB.clientData = object;
    object->extCB.resetNotifier = CSRReset;

    // register extension with base model using unique ID
    riscv->cb.registerExtCB(riscv, &object->extCB, EXTID_ADDCSR);

    // copy configuration from template
    object->config = *getExtConfig(riscv);

    // initialize CSRs
    addCSRsCSRInit(object);
}
```

The extCB field defines the interface between the extension object and the base RISC-V model. The constructor must initialize the clientData field within that structure with the extension object and then call the registerExtCB interface function to register this extension object with the model. The last argument to this function is an identification number that should uniquely identify this extension object in the case that multiple libraries are installed on one RISC-V processor.

The resetNotifier field is initialized with a notifier function that is called whenever a processor reset occurs. In this case, the notifier writes reset values to various CSRs:

```
static RISCV_RESET_NOTIFIER_FN(CSRReset) {
```

```
vmiosObjectP object = clientData;

// reset custom mstatus field
object->mstatus30 = 0;

// reset custom CSRs by index
riscv->cb.writeCSR(riscv, 0xBC0, 0);
riscv->cb.writeCSR(riscv, 0xBC1, 0x1234);
riscv->cb.writeCSR(riscv, 0xBC2, 0);
riscv->cb.writeCSR(riscv, 0xBC3, 0);
}
```

The reset notifier sets the mstatus30 field to 0. It then calls the writeCSR interface function to reset all custom CSRs added by this extension to initial values. This interface function will write a CSR value given the index number of the CSR:

```
#define RISCV_WRITE_CSR_NUM_FN(_NAME) Uns64 _NAME(\
    riscvP riscv, \
    Uns32 csrNum, \
    Uns64 newValue \
)

typedef RISCV_WRITE_CSR_NUM_FN((*riscvWriteCSRNumFn));

typedef struct riscvModelCBS {
    . . . fields omitted . . .
    riscvWriteCSRNumFn writeCSR;
    . . . fields omitted . . .
} riscvModelCB;
```

The config field is initialized by copying default values from the *extension configuration* for this variant. The purpose of this is to allow different variants to be defined which have different default values for the extension registers. Function <code>getExtConfig</code> retrieves configuration information for the current processor:

```
static addCSRsConfigCP getExtConfig(riscvP riscv) {
    riscvExtConfigCP cfg = riscv->cb.getExtConfig(riscv, EXTID_ADDCSR);
    VMI_ASSERT(cfg, "ADDCSR config not found");
    return cfg->userData;
}
```

Function addCSRsCSRInit initializes the custom CSRs:

```
CSRReset(riscv, object);
}
```

This function first initializes the *current* value of read-only CSR custom_rol using the *default* value from the configuration:

```
WR_XCSR(object, custom_rol, object->config.csr.custom_rol.u64.bits);
```

The macro WR_XCSR is defined in file riscvModelCallbackTypes.h in the base model and is used to write the value of an entire extension CSR. The for loop iterates over all members of the extCSRId enumeration, filling one entry in the csrs array in the extension object from a matching entry in a static configuration template structure, csrs, using the newCSR interface function:

```
for(id=0; id<XCSR_ID(LAST); id++) {
    extCSRAttrsCP    src = &csrs[id];
    riscvCSRAttrs *dst = &object->csrs[id];
    riscv->cb.newCSR(dst, &src->baseAttrs, riscv, object);
}
```

Copying the CSR definitions from a template into the vmiosobject structure in this way allows the definitions to be modified on an instance-specific basis if required (for example, using model parameters). The csrs template structure is defined like this:

```
static const extCSRAttrs csrs[XCSR_ID(LAST)] = {
   // CSRs IMPLEMENTED AS PLAIN REGISTERS
                           num arch extension attrs description
   11
              name
rCB rwCB wCB
  XCSR_ATTR_TC_(custom_rw1_32, 0xBC0, 0, 0,
                                              0,0,0,0, "32-bit R/W CSR (plain)",
   XCSR_ATTR_TC_(custom_rw2_64, 0xBC1, 0, 0, 0,0,0,0, "XLEN R/W CSR (plain)",
   XCSR_ATTR_TC_(custom_rol, 0xFC0, 0, 0,
                                             0,0,0,0, "R/O CSR (plain)",
0, 0, 0),
   // CSRs IMPLEMENTED WITH CALLBACKS
   // -----
   //
                            num arch extension attrs description
              name
            rwCB wCB
  XCSR_ATTR_TC_(custom_rw3_32, 0xBC2, 0, 0, 0,0,0,0, "32-bit R/W CSR (cb)",
custom_rw3_32R, 0, custom_rw3_32W),
   XCSR_ATTR_TC_(custom_rw4_64, 0xBC3, 0, 0, 0,0,0,0, "XLEN R/W CSR (cb)",
custom_rw4_64R, 0, custom_rw4_64W),
   // MODIFIED BEHAVIOR OF BASE CSR
         name num arch extension attrs description rwCB wCB
```

Each entry for a *new* CSR in the template is filled with CSR name, number, extension requirements, attributes, description and callbacks using macro <code>xcsr_attr_tc_</code> defined in file <code>riscvModelCallbackTypes.h</code> in the base model:

This macro defines a CSR with a constant write mask and optional callbacks. There are other similar macro variants for CSRs with no write mask, or with configurable write masks. The macro takes the following arguments:

- 1. The CSR *identifier*. This is used to construct both the CSR enumeration member name and the CSR name string (for reporting).
- 2. The CSR number, using standard RISC-V CSR numbering conventions.
- 3. Any architectural restrictions for the CSR, specified in the same way as architectural restrictions on instructions, discussed previously.
- 4. The extension identifier (see above).
- 5. *End-block* attribute: whether writes to the CSR should terminate a code block.
- 6. End-rounding attribute: whether writes to the CSR modify rounding mode.
- 7. *No-trace* attribute: specifies whether changes to the CSR are reported when trace change is enabled (RCSRT_YES indicates always reported, RCSRT_NO indicates never reported, RCSRT_VOLATILE indicates only reported if traceVolatile parameter is set in the base model).
- 8. TVMT attribute: whether accesses to the CSR are trapped by mstatus. TVM.
- 9. A CSR description string (used in documentation generation).
- 10. An optional read callback function.
- 11. An optional read-modify-write callback function (only for CSRs that have special behavior in this case).
- 12. An optional write callback function.

Often, CSRs can be implemented as plain registers with no other associated behavior. In such cases, the callback fields in the template structure can be null. In this example, CSRs custom_rw1_32, custom_rw2_64 and custom_ro1 are all implemented as plain registers.

When a CSR must have behavior associated with it, it must be implemented using callbacks. In this example, CSRs custom_rw3_32 and custom_rw4_64 are implemented in this way with read and write callbacks.

A *read* callback is called whenever the CSR is read (either by a true model access or in another way, for example by the debugger or when tracing CSR values). Read callbacks are defined using the RISCV_CSR_READFN macro, defined in riscvCSRTypes.h in the base model like this:

A CSR read callback is passed a description of the CSR being read (a pointer of type riscvCSRAttrsCP) and the RISC-V processor doing the read. The example read function for CSR custom rw3 32 is:

```
static RISCV_CSR_READFN(custom_rw3_32R) {
    vmiosObjectP object = attrs->object;
    Int32     result = RD_XCSR(object, custom_rw3_32);
    return result;
}
```

This function reads the entire value of the CSR using the RD_XCSR macro and returns it. In a real case, the callback would do more than this, because the same effect can be achieved with a plain register read.

Within a read (or write) callback function, the current extension object of type <code>vmiosObjectP</code> can be found using the expression <code>attrs->object</code>. This means that the callback can easily refer to any custom structures in the extension object. Whether this is a true access (by a processor) or an artifact access (by a debugger or for tracing) is indicated by the <code>artifactAccess</code> flag on the base processor, allowing the callback to modify its behavior in these cases. For example, to perform an operation only when a non-artifact access, the callback could contain an <code>if</code> statement:

```
if(!riscv->artifactAccess) {
    // behavior only if a true processor access
}
```

CSR write callbacks are defined using the RISCV_CSR_WRITEFN macro, defined in riscvCSRTypes.h like this:

```
#define RISCV_CSR_WRITEFN(_NAME) Uns64 _NAME( \
    riscvCSRAttrsCP attrs, \
```

```
riscvP riscv,
Uns64 newValue \
)
typedef RISCV_CSR_WRITEFN((*riscvCSRWriteFn));
```

A CSR write callback is passes a description of the CSR being written, the RISC-V processor doing the read, and the new CSR value. The example write function for CSR custom_rw3_32 is:

```
static RISCV_CSR_WRITEFN(custom_rw3_32W) {
    vmiosObjectP object = attrs->object;
    WR_XCSR(object, custom_rw3_32, newValue);
    return newValue;
}
```

This function writes the entire value of the CSR using the WR_XCSR macro and returns it. In a real case, the callback would do more than this, because the same effect can be achieved with a plain register write.

The CSR installation process automatically handles CSR access constraints based on address. For example, custom CSR <code>custom_rw3_32</code> is known to allow read/write access because its address (<code>0xBC0</code>) is in the custom read/write range, whereas CSR <code>custom_ro1</code> is known to be read-only because its address (<code>0xFC0</code>) is in the custom read-only range.

If a CSR is defined in an extension with the same number as a standard CSR in the base model, then the extension implementation will override that in the base. This allows extension objects to modify the behavior of standard CSRs in custom ways. In this example, CSR mstatus is redefined so that an extra one-bit field can be added to it (bit 30). The CSR is redefined using the xcsr_attr_p_ macro, defined in file riscvModelCallbackTypes.h in the base model:

```
#define XCSR_ATTR_P__( \
    _ID, _NUM, _ARCH, _EXT, _ENDB,_ENDRM,_NOTR,_TVMT, _DESC, _RCB, _RWCB, _WCB \
) [XCSR_ID(_ID)] = { \
    .extension = _EXT,
    .baseAttrs = {
       name
                      : #_ID,
                  : _DESC,
       desc
                     : _NUM,
        csrNum
       arch : _ARCH, wEndBlock : _ENDB,
       wEndRM : _ENDRM,
noTraceChange : _NOTR,
                : _TVMT,
        TVMT
       readCB
                      : _RCB,
       readWriteCB : _RWCB,
       writeCB : _WCB,
writeMaskC32 : -1,
        writeMaskC64 : -1
```

This macro defines a CSR which is implemented using callbacks only (there is no field for it in the csr structure in the extension object). In this case, mstatus is reimplemented

using a read callback function (mstatusR) and write callback function (mstatusW). Function mstatusR is defined like this:

```
static RISCV_CSR_READFN(mstatusR) {
    vmiosObjectP object = attrs->object;

    // get value from base model
    mstatusU result = {u64 : riscv->cb.readBaseCSR(riscv, CSR_ID(mstatus))};

    // fill custom field from extension object
    result.f.custom1 = object->mstatus30;

    // return composed result
    return result.u64;
}
```

This function first uses the interface function readBaseCSR to read the value of mstatus from the base model into a union of type mstatusU:

```
mstatusU result = {u64 : riscv->cb.readBaseCSR(riscv, CSR_ID(mstatus))};
```

The readBaseCSR interface function has this prototype:

The riscvCSRId type defines the CSRs known to the base model. Type mstatusU is defined in the extension object like this:

```
typedef union {
    Uns64 u64;
    struct {
        Uns64 standard1 : 30;
        Uns64 custom1 : 1;
        Uns64 standard2 : 33;
    } f;
} mstatusU;
```

This bitfield structure defines the location of the new custom1 field within the (otherwise opaque) mstatus CSR. Having read the mstatus value from the base model, function mstatusR inserts the value of the custom1 field from the master value held in the extension object, and returns the composed value:

```
// fill custom field from extension object
result.f.custom1 = object->mstatus30;

// return composed result
return result.u64;
```

Function mstatusw is defined like this:

```
static RISCV_CSR_WRITEFN(mstatusW) {
    vmiosObjectP object = attrs->object;

    // assign value to mstatusU for field extraction
    mstatusU result = {u64 : newValue};

    // extract custom field
    object->mstatus30 = result.f.custom1;

    // set value in base model
    result.u64 = riscv->cb.writeBaseCSR(riscv, CSR_ID(mstatus), newValue);

    // fill custom field from extension object
    result.f.custom1 = object->mstatus30;

    // return composed result
    return result.u64;
}
```

This function first saves the value being written to a union of type mstatusU and extracts the custom1 field from that into the extension object field:

```
// assign value to mstatusU for field extraction
mstatusU result = {u64 : newValue};

// extract custom field
object->mstatus30 = result.f.custom1;
```

It then calls the interface function writeBaseCSR to write the value of mstatus in the base model:

```
result.u64 = riscv->cb.writeBaseCSR(riscv, CSR_ID(mstatus), newValue);
```

The writeBaseCSR interface function has this prototype:

Interface function writeBaseCSR returns the new value of the base model mstatus CSR, allowing for non-writable bits. To compose a result from the mstatusW function, the mstatus30 bit is inserted into this return value:

```
// fill custom field from extension object
result.f.custom1 = object->mstatus30;

// return composed result
return result.u64;
```

7.5 Example Execution

The extension can be exercised using a simple assembler program:

```
START_TEST:
        // set up default machine-mode exception handler
        SETUP_M_HANDLER customMHandler
        // read CSR initial values
        csrr s1, 0xBC0
        csrr s1, 0xBC1
        csrr s1, 0xBC2
csrr s1, 0xBC3
        csrr s1, 0xFC0
        // write CSRs
        li s1, -1
                0xBC0, s1
        csrw
        csrw 0xBC1, s1 csrw 0xBC2, s1
        csrw 0xBC3, s1
        csrw 0xFC0, s1
        // test mstatus with custom field at bit 30
        csrr s1, mstatus
        li
                s1, -1
        csrw
                mstatus, s1
        csrr s1, mstatus
        EXIT_TEST
.aliqn 6
customMHandler:
        // save gp, a0, t0 (gp in scratch)
        csrrw gp, mscratch, gp
        SX
                    a0, 0(gp)
                    t0, 8(gp)
        SX
        // calculate faulting instruction size in t0
        csrr a0, mepc
lhu a0, 0(a0)
        lhu
       andi a0, a0, 3
addi a0, a0, -3
li t0, 2
bnez a0, 1f
addi t0, t0, 2
1:
       csrr a0, mepc
add a0, a0, t0
csrw mepc. a0
                                    // skip instruction
        csrw
                   mepc, a0
        // restore registers and return
        LX a0, 0(gp)
LX t0, 8(gp)
               gp, mscratch, gp
        csrrw
```

This program attempts to read and write each custom CSR and the modified mstatus CSR. There is a simple exception handler to trap illegal accesses. This can be run using the iss.exe simulator like this:

```
iss.exe \
--trace
--tracechange \
--tracemode \
```

```
--traceshowicount
--addressbits 32 \
--processorvendor vendor.com \
--processorname riscv \
--variant RV64X \
--program test.elf \
--extlib iss/cpu0=riscv.ovpworld.org/intercept/customControl/1.0 \
```

It produces the following output:

```
Info 1: 'iss/cpu0', 0x0000000080000000(_start): Machine 4000206f j
Info 2: 'iss/cpu0', 0x0000000080002400(START_TEST): Machine 00000297 auipc t0,0x0
      t0 0000000000000000 -> 0000000080002400
Info 3: 'iss/cpu0', 0x0000000080002404(START_TEST+4): Machine 08028293 addi
Info t0 000000080002400 -> 000000080002480
Info 4: 'iss/cpu0', 0x0000000080002408(START_TEST+8): Machine 30529073 csrw
     mtvec 0000000000000000 -> 0000000080002480
Info 5: 'iss/cpu0', 0x000000008000240c(START_TEST+c): Machine fffff297 auipc
                                                                             t0,0xfffff
Info t0 000000080002480 -> 00000008000140c
Info 6: 'iss/cpu0', 0x0000000080002410(START_TEST+10): Machine 5f428293 addi
t0,t0,1524
Info t0 00000008000140c -> 000000080001a00
Info 7: 'iss/cpu0', 0x0000000080002414(START_TEST+14): Machine 34029073 csrw
mscratch, t0
Info    mscratch 000000000000000 -> 000000080001a00
Info 8: 'iss/cpu0', 0x0000000080002418(START_TEST+18): Machine bc0024f3 csrr
s1,custom_rw1_32
Info 9: 'iss/cpu0', 0x000000008000241c(START_TEST+1c): Machine bc1024f3 csrr
s1,custom_rw2_64
Info s1 000000000000000 -> 000000000000034
Info 10: 'iss/cpu0', 0x0000000080002420(START_TEST+20): Machine bc2024f3 csrr
s1,custom_rw3_32
Info s1 0000000000000034 -> 000000000000000
Info 11: 'iss/cpu0', 0x0000000080002424(START_TEST+24): Machine bc3024f3 csrr
s1,custom_rw4_64
Info 12: 'iss/cpu0', 0x0000000080002428(START_TEST+28): Machine fc0024f3 csrr
s1,custom_ro1
Info s1 000000000000000 -> 0000000012345678
Info 13: 'iss/cpu0', 0x000000008000242c(START_TEST+2c): Machine 54fd
                                                                              s1,-1
Info 14: 'iss/cpu0', 0x000000008000242e(START_TEST+2e): Machine bc049073 csrw
custom_rw1_32,s1
      custom_rw1_32 00000000000000 -> 000000000ff00ff
Info 15: 'iss/cpu0', 0x0000000080002432(START_TEST+32): Machine bc149073 csrw
custom_rw2_64,s1
Info custom_rw2_64 000000000000034 -> ff00ff0000ff00ff
Info 16: 'iss/cpu0', 0x0000000080002436(START_TEST+36): Machine bc249073 csrw
custom_rw3_32,s1
     custom_rw3_32 00000000000000 -> fffffffffffffff
Info 17: 'iss/cpu0', 0x000000008000243a(START_TEST+3a): Machine bc349073 csrw
custom_rw4_64,s1
Info custom_rw4_64 00000000000000 -> ffffffffffffff
Info 18: 'iss/cpu0', 0x000000008000243e(START_TEST+3e): Machine fc049073 csrw
custom_rol,s1
Info mstatus 0000000200000000 -> 0000000200001800
Info mepc 000000000000000 -> 000000008000243e
Info    mcause 000000000000000 -> 000000000000000
      mtval 000000000000000 -> 0000000fc049073
Info 19: 'iss/cpu0', 0x0000000080002480(customMHandler): Machine 340191f3 csrrw
ap, mscratch, ap
Info gp 000000000000000 -> 0000000080001a00
      mscratch 000000080001a00 -> 0000000000000000
Info 20: 'iss/cpu0', 0x0000000080002484(customMHandler+4): Machine 00a1b023 sd
a0,0(gp)
Info 21: 'iss/cpu0', 0x0000000080002488(customMHandler+8): Machine 0051b423 sd
t0,8(qp)
Info 22: 'iss/cpu0', 0x000000008000248c(customMHandler+c): Machine 34102573 csrr
a0,mepc
Info a0 000000000000000 -> 000000008000243e
```

```
Info 23: 'iss/cpu0', 0x0000000080002490(customMHandler+10): Machine 00055503 lhu
a0,0(a0)
     a0 000000008000243e -> 0000000000009073
Info
Info 24: 'iss/cpu0', 0x0000000080002494(customMHandler+14): Machine 890d
                                                                         andi
a0,a0,3
      a0 0000000000009073 -> 0000000000000003
Info
Info 25: 'iss/cpu0', 0x0000000080002496(customMHandler+16): Machine 1575
                                                                         addi
     a0 0000000000000003 -> 00000000000000000
Info
Info 26: 'iss/cpu0', 0x0000000080002498(customMHandler+18): Machine 4289
                                                                                 t0,2
      t0 000000080001a00 -> 0000000000000002
Info 27: 'iss/cpu0', 0x000000008000249a(customMHandler+1a): Machine ell1
                                                                          bnez
a0,8000249e
Info 28: 'iss/cpu0', 0x000000008000249c(customMHandler+1c): Machine 0289
                                                                          addi
t0,t0,2
Info
      t0 000000000000000 -> 00000000000000004
Info 29: 'iss/cpu0', 0x000000008000249e(customMHandler+1e): Machine 34102573 csrr
a0,mepc
      a0 0000000000000000 -> 000000008000243e
Info 30: 'iss/cpu0', 0x00000000800024a2(customMHandler+22): Machine 9516
a0,a0,t0
Info a0 000000008000243e -> 0000000080002442
Info 31: 'iss/cpu0', 0x00000000800024a4(customMHandler+24): Machine 34151073 csrw
mepc,a0
Info mepc 000000008000243e -> 0000000080002442
Info 32: 'iss/cpu0', 0x00000000800024a8(customMHandler+28): Machine 0001b503 ld
a0,0(gp)
     a0 0000000080002442 -> 0000000000000000
Info 33: 'iss/cpu0', 0x00000000800024ac(customMHandler+2c): Machine 0081b283 ld
t0,8(gp)
      t0 0000000000000004 -> 0000000080001a00
Info 34: 'iss/cpu0', 0x00000000800024b0(customMHandler+30): Machine 340191f3 csrrw
mscratch 0000000000000000 -> 000000080001a00
Info 35: 'iss/cpu0', 0x00000000800024b4(customMHandler+34): Machine 30200073 mret
Info mstatus 0000000200001800 -> 0000000200000080
Info 36: 'iss/cpu0', 0x0000000080002442(START_TEST+42): Machine 300024f3 csrr
s1, mstatus
     s1 fffffffffffff -> 0000000200000080
Info 37: 'iss/cpu0', 0x0000000080002446(START_TEST+46): Machine 54fd
                                                                             s1.-1
Info 38: 'iss/cpu0', 0x0000000080002448(START_TEST+48): Machine 30049073 csrw
mstatus,s1
     mstatus 0000000200000080 -> 8000000240227888
Info 39: 'iss/cpu0', 0x000000008000244c(START_TEST+4c): Machine 300024f3 csrr
     s1 ffffffffffffff -> 8000000240227888
Info 40: 'iss/cpu0', 0x0000000080002450(START_TEST+50): Machine 4501
                                                                     li
                                                                             a0,0
Info 41: 'iss/cpu0', 0x0000000080002452(START_TEST+52): Machine custom0
```

In the trace output, note that:

- 1. CSR custom_rw2_64 has initial value 0x34, defined by the reset notifier (line 9). Although the reset notifier attempted to write 0x1234 to this CSR, the CSR write mask prevented read-only bits from being reset to non-zero values.
- 2. Attempting to write the read-only custom CSR custom_rol causes an exception (line 18).
- 3. Standard CSR mstatus now has a writable custom field at bit 30 (lines 38 and 39).

8 Adding Custom Exceptions (addExceptions)

The addExceptions extension demonstrates how to add custom exceptions to a RISC-V model. The extension adds a custom exception with cause 24, and also a custom instruction that triggers the exception.

All behavior of this extension object is implemented in file addExceptionExtensions.c. Sections will be discussed in turn below.

8.1 Exception Code

The new exception code is defined by the riscvextexception enumeration:

```
typedef enum riscvExtExceptionE {
   EXT_E_EXCEPT24 = 24,
} riscvExtException;
```

8.2 Intercept Attributes

The behavior of the extension is defined using the standard vmiosAttr structure:

```
vmiosAttr modelAttrs = {
 .versionString = VMI_VERSION,
                    // version string
 .modelType = VMI_INTERCEPT_LIBRARY, // type
 .packageName = "addCSRs",
                    // description
 .objectSize = sizeof(vmiosObject), // size in bytes of OSS object
 // CONSTRUCTOR/DESTRUCTOR ROUTINES
 .constructorCB = addExceptionsConstructor, // object constructor
 // INSTRUCTION INTERCEPT ROUTINES
 = addExceptionsMorph,
                      // instruction morph callback
        = addExceptionsDisassemble, // disassemble instruction
 .disCB
 // ADDRESS INTERCEPT DEFINITIONS
 .intercepts
        = \{ \{ 0 \} \}
```

In this library, there is a constructor, a JIT translation (morpher) function and a disassembly function.

8.3 Object Type and Constructor

The object type is defined as follows:

```
typedef struct vmiosObjectS {
```

```
// Info for associated processor
riscvP riscv;

// extended instruction decode table
vmidDecodeTableP decode32;

// extension callbacks
riscvExtCB extCB;

} vmiosObject;
```

See chapter 6 for a detailed description of these fields, which are required when instructions are being added by an extension. The constructor initializes the fields as follows:

```
static VMIOS_CONSTRUCTOR_FN(addExceptionsConstructor) {
    riscvP riscv = (riscvP)processor;
    object->riscv = riscv;

    // prepare client data
    object->extCB.clientData = object;

    // install custom exceptions
    object->extCB.firstException = firstException;

    // install notifier when trap is taken
    object->extCB.trapNotifier = takeTrap;

    // register extension with base model using unique ID
    riscv->cb.registerExtCB(riscv, &object->extCB, EXTID_ADDEXCEPT);
}
```

In addition to initializations that were explained in chapter 6, the constructor also initializes the firstException and trapNotifier fields in the interface object.

Function firstException returns the first exception description in a null-terminated list of exceptions implemented by this extension. It is defined like this:

Each exception has a name, an index number (the cause number) and a description. In general, any number of exceptions can be specified in the list.

Function takeTrap is called whenever the RISC-V processor takes a trap of any kind (interrupt or exception). It gives the extension object a chance to update state that is dependent on that trap. In this case, takeTrap simply reports whenever the new exception is taken:

Macro RD_CSR_FIELD is defined in riscvCSR.h in the base model. It returns the value of a field within a standard CSR structure.

Function takeTrap is defined using the RISCV_TRAP_NOTIFIER_FN macro defined in riscvModelCallbacks.h in the base model:

The trap notifier is passed the executing RISC-V processor, the mode to which the trap is being taken and a clientData opaque pointer. This third argument is the vmiosObjectP pointer for the extension object; the commented-out line should be included if access to the intercept object is required in the notifier (in this case, it is not).

8.4 Instruction Decode

This extension implements a single new instruction that triggers the new custom exception. Adding new instructions is discussed in detail in chapter 6, so only brief details are given here.

The instruction type enumeration is:

```
typedef enum riscvExtITypeE {
    // extension instructions
    EXT_IT_EXCEPT24,
    // KEEP LAST
```

```
EXT_IT_LAST
} riscvExtIType;
```

The instruction table is this:

The instruction disassembly uses the value FMT_NONE to specify the instruction should be disassembled without arguments.

8.5 Instruction Disassembly

Disassembly uses an identical function to that described in chapter 6, so it is not described here.

8.6 Instruction Translation

The translation attribute table table is specified like this:

```
const static riscvExtMorphAttr dispatchTable[] = {
    [EXT_IT_EXCEPT24] = {morph:emitEXCEPT24},
};
```

In this case, JIT translation function emitexcept24 is implemented like this:

```
static EXT_MORPH_FN(emitEXCEPT24) {
    vmimtArgProcessor();
    vmimtCall((vmiCallFn)takeExcept24);
}
```

This emits code to call function takeExcept24, passing the current processor as an argument. Function takeExcept24 calls interface function takeException, which causes the processor to take a standard exception with the numeric cause passed as the second argument:

```
static void takeExcept24(riscvP riscv) {
    riscv->cb.takeException(riscv, EXT_E_EXCEPT24, 0);
}
```

8.7 Example Execution

The extension can be exercised using a simple assembler program:

```
#define EXCEPT24 .word (\
    (0x0b << 0) | \
    (0 << 7) | \
    (4 << 12) | \
    (0 << 15) | \
    (0 << 20) | \
    (0x01 << 25) \
}
```

```
START_TEST:
       // set up default machine-mode exception handler
       SETUP_M_HANDLER customMHandler
       // validate EXCEPT24 instruction
       EXCEPT24
        // check medeleg
                  s0, -1
       li
       csrw
                   medeleg, s0
       EXIT_TEST
.align 6
customMHandler:
       // save gp, a0, t0 (gp in scratch)
       csrrw gp, mscratch, gp SX a0, O(gp)
       SX
                  t0, 8(gp)
       // calculate faulting instruction size in t0
               a0, mepc
                   a0, 0(a0)
       lhu
       andi
                  a0, a0, 3
       addi
                  a0, a0, -3
                  t0, 2
       li
       bnez
                   a0, 1f
                   t0, t0, 2
       addi
1:
                   a0, mepc
                                   // skip instruction
       csrr
       add
                   a0, a0, t0
       csrw
                   mepc, a0
       // restore registers and return
       LX
            a0, 0(gp)
                   t0, 8(gp)
                 gp, mscratch, gp
       csrrw
       mret
```

This can be run using the iss.exe simulator like this:

Which produces this output:

```
Info 1: 'iss/cpu0', 0x0000000080000000(_start): Machine 4000206f j 80002400
Info 2: 'iss/cpu0', 0x0000000080002400(START_TEST): Machine 00000297 auipc t0,0x0
Info t0 000000000000000 -> 000000080002400
Info 3: 'iss/cpu0', 0x000000080002404(START_TEST+4): Machine 04028293 addi t0,t0,64
Info t0 000000080002400 -> 000000080002440
Info 4: 'iss/cpu0', 0x000000080002408(START_TEST+8): Machine 30529073 csrw mtvec,t0
Info mtvec 000000000000000 -> 000000080002440
Info 5: 'iss/cpu0', 0x0000000000000240c(START_TEST+c): Machine fffff297 auipc t0,0xfffff
```

```
t0 000000080002440 -> 00000008000140c
Info 6: 'iss/cpu0', 0x0000000080002410(START_TEST+10): Machine 5f428293 addi
t0,t0,1524
      t0 000000008000140c -> 000000080001a00
Info 7: 'iss/cpu0', 0x0000000080002414(START_TEST+14): Machine 34029073 csrw
mscratch, t0
      mscratch 0000000000000000 -> 0000000080001a00
Info 8: 'iss/cpu0', 0x0000000080002418(START_TEST+18): Machine 0200400b except24
Info (ADD_EXCEPT_TRAP) CPU 'iss/cpu0' 0x80002440 340191f3 csrrw gp,mscratch,gp: TRAP:24
MODE: 3 INTERRUPT: 0
Info mstatus 0000000a00000000 -> 0000000a00001800
Info mepc 000000000000000 -> 0000000080002418
      mcause 0000000000000000 -> 000000000000018
Info 9: 'iss/cpu0', 0x0000000080002440(customMHandler): Machine 340191f3 csrrw
qp, mscratch, qp
Info gp 000000000000000 -> 000000080001a00
      mscratch 000000080001a00 -> 0000000000000000
Info 10: 'iss/cpu0', 0x0000000080002444(customMHandler+4): Machine 00alb023 sd
a0,0(gp)
Info 11: 'iss/cpu0', 0x0000000080002448(customMHandler+8): Machine 0051b423 sd
t0,8(gp)
Info 12: 'iss/cpu0', 0x000000008000244c(customMHandler+c): Machine 34102573 csrr
a0,mepc
      a0 0000000000000000 -> 0000000080002418
Info 13: 'iss/cpu0', 0x0000000080002450(customMHandler+10): Machine 00055503 lhu
Info a0 000000080002418 -> 000000000000400b
Info 14: 'iss/cpu0', 0x0000000080002454(customMHandler+14): Machine 890d
                                                                          andi
Info a0 000000000000400b -> 0000000000000000
Info 15: 'iss/cpu0', 0x0000000080002456(customMHandler+16): Machine 1575
a0,a0,-3
     Info 16: 'iss/cpu0', 0x0000000080002458(customMHandler+18): Machine 4289
                                                                                  t0,2
Info    t0 000000080001a00 -> 000000000000000
Info 17: 'iss/cpu0', 0x000000008000245a(customMHandler+1a): Machine ell1
                                                                          bnez
a0,8000245e
Info 18: 'iss/cpu0', 0x000000008000245c(customMHandler+1c): Machine 0289
                                                                          addi
t0,t0,2
      t0 000000000000000 -> 00000000000000004
Info 19: 'iss/cpu0', 0x000000008000245e(customMHandler+1e): Machine 34102573 csrr
Info a0 000000000000000 -> 000000080002418
Info 20: 'iss/cpu0', 0x0000000080002462(customMHandler+22): Machine 9516
                                                                          add
a0,a0,t0
Info a0 000000080002418 -> 00000008000241c
Info 21: 'iss/cpu0', 0x0000000080002464(customMHandler+24): Machine 34151073 csrw
mepc,a0
Info mepc 0000000080002418 -> 000000008000241c
Info 22: 'iss/cpu0', 0x0000000080002468(customMHandler+28): Machine 0001b503 ld
Info
     a0 000000008000241c -> 00000000000000000
Info 23: 'iss/cpu0', 0x000000008000246c(customMHandler+2c): Machine 0081b283 ld
t0,8(gp)
Info t0 000000000000004 -> 000000080001a00
Info 24: 'iss/cpu0', 0x0000000080002470(customMHandler+30): Machine 340191f3 csrrw
gp, mscratch, gp
Info     gp 0000000080001a00 -> 000000000000000
      mscratch 000000000000000 -> 000000080001a00
Info 25: 'iss/cpu0', 0x0000000080002474(customMHandler+34): Machine 30200073 mret
     mstatus 0000000a00001800 -> 0000000a00000080
Info 26: 'iss/cpu0', 0x000000008000241c(START_TEST+1c): Machine 547d
                                                                              s0.-1
Info 27: 'iss/cpu0', 0x000000008000241e(START_TEST+1e): Machine 30241073 csrw
medeleg,s0
      medeleg 000000000000000 -> 000000000000b3ff
Info 28: 'iss/cpu0', 0x0000000080002422(START_TEST+22): Machine 4501
                                                                      li
                                                                              a0.0
Info 29: 'iss/cpu0', 0x0000000080002424(START_TEST+24): Machine custom0
```

At instruction 8, the except 24 extension instruction is execu	ited, causing a Machine
mode exception with cause 0x18 (24).	

9 Adding Custom Local Interrupts (addLocalInterrupts)

The RISC-V architecture allows a processor to add custom interrupts, with numbers 16-31 (for RV32) and 16-63 (for RV64). The addLocalInterrupts extension demonstrates how to add two such local interrupts to a RISC-V model, with numbers 21 and 22.

Most behavior of this extension object is implemented in file addLocalInterruptsExtensions.c, but the processor configuration in file riscvConfigList.c of the linked processor model must also be modified to enable the local interrupt ports. Sections will be discussed in turn below.

9.1 Enabling Local Interrupt Ports

Local interrupt ports 21 and 22 are enabled by two lines in the configuration structure for each processor variant (in file riscvConfigList.c of the linked processor model):

Specifying local_int_num of 7 indicates that local interrupts 16-22 are potentially implemented. Then, the specification of unimp_int_mask of 0x1f0000 indicates that local interrupts 16-20 are *not* implemented, leaving local interrupts 21 and 22 as the only implemented local interrupts. Using a combination of local_int_num and unimp_int_mask in this way allows any subset of the defined local interrupts to be specified as implemented.

9.2 Interrupt Codes

The new local interrupt codes re defined by the riscvExtInt enumeration in addLocalInterruptsExtensions.c:

```
typedef enum riscvExtIntE {
   EXT_I_INT21 = 21,
   EXT_I_INT22 = 22
} riscvExtInt;
```

9.3 Intercept Attributes

The behavior of the extension is defined using the standard vmiosAttr structure:

```
vmiosAttr modelAttrs = {
 // VERSION
 .versionString = VMI_VERSION,
                   // version string
 .modelType = VMI_INTERCEPT_LIBRARY, // type
 .packageName = "addCSRs",
                   // description
 .objectSize = sizeof(vmiosObject), // size in bytes of OSS object
 // CONSTRUCTOR/DESTRUCTOR ROUTINES
 .constructorCB = addLocalInterruptsConstructor, // object constructor
 // ADDRESS INTERCEPT DEFINITIONS
 .intercepts = \{\{0\}\}
```

In this library, there is a constructor that implements installation of the local interrupts.

9.4 Object Type and Constructor

The object type is defined as follows:

The constructor initializes the fields as follows:

```
static VMIOS_CONSTRUCTOR_FN(addLocalInterruptsConstructor) {
    riscvP riscv = (riscvP)processor;
    object->riscv = riscv;

    // prepare client data
    object->extCB.clientData = object;

    // install notifier for suppression of memory exceptions
    object->extCB.getInterruptPri = getInterruptPriority;

    // install notifier when trap is taken
    object->extCB.trapNotifier = takeTrap;
```

```
// register extension with base model using unique ID
  riscv->cb.registerExtCB(riscv, &object->extCB, EXTID_ADDLOCALINT);
}
```

In addition to initializations that were explained in previous chapters, the constructor also initializes the getInterruptPri and trapNotifier fields.

Function getInterruptPriority is specifies the *priority* of the new local interrupts, with respect to standard interrupts and each other. This priority determines which interrupt is taken if multiple interrupts become pending at the same time. The function is defined by the RISCV_GET_INTERRUPT_PRI_FN macro in riscvModelCallbacks.h:

The interrupt priority callback is passed the current RISC-V processor, an interrupt number and a client data pointer (which is in fact the <code>vmiosObjectP</code> pointer for the current extension). It should return either 0 (if the interrupt is not recognized by this extension) or a priority based on the fixed priorities defined by the <code>riscvExceptionPriority</code> enumeration:

```
typedef enum riscvExceptionPriorityE {
    riscv_E_UTimerPriority = 10,
    riscv_E_USWPriority = 20,
    riscv_E_UExternalPriority = 30,
    riscv_E_STimerPriority = 40,
    riscv_E_SSWPriority = 50,
    riscv_E_SExternalPriority = 60,
    riscv_E_MExternalPriority = 70,
    riscv_E_MSWPriority = 80,
    riscv_E_MSWPriority = 90,
    riscv_E_MexternalPriority = 90,
    riscv_E_LocalPriority = 100
} riscvExceptionPriority;
```

In this case, the extension defines that both custom interrupts are of higher priority than all standard interrupts, with interrupt 22 being the highest priority of all:

```
static RISCV_GET_INTERRUPT_PRI_FN(getInterruptPriority) {
    riscvExceptionPriority result = 0;

    if(intNum==EXT_I_INT21) {
        result = riscv_E_LocalPriority;
    } else if(intNum==EXT_I_INT22) {
        result = riscv_E_LocalPriority+1;
    }

    return result;
}
```

Note that the exact value returned by <code>getInterruptPriority</code> is not significant: what matters is the *relative order* of different interrupt priority codes. The gaps in the specified priorities of standard interrupts mean that a local interrupt can be defined to have any

intermediate priority between standard priorities: for example, a local interrupt of priority riscv_E_MSWPriority+1 would be higher priority that a Machine Software Interrupt, but lower priority than a Machine External Interrupt.

Function takeTrap is called whenever the RISC-V processor takes a trap of any kind (interrupt or exception). It gives the extension object a chance to update state that is dependent on that trap. In this case, takeTrap simply reports whenever an interrupt is taken:

See chapter 8 for a detailed explanation of trap notifier behavior.

9.5 Example Execution

When local interrupts are configured, the base model automatically modifies behavior of related CSRs to reflect their presence. For example, mie and mideleg bit fields corresponding to the new local interrupt positions become writable. To demonstrate this, the following test program shows writability of these two registers and also validates the behavior of the sie register, which is dependent upon mideleg.

```
li s0, -1

// check sie (delegation disabled)
csrw sie, zero
csrw sie, s0

// check mie & mideleg
csrw mie, s0
csrw mideleg, s0

// check sie (delegation enabled)
csrw sie, zero
csrw sie, zero
csrw sie, s0

EXIT_TEST
```

This can be run using the iss.exe simulator like this:

```
iss.exe \
--trace
--tracechange \
--tracemode \
```

```
--traceshowicount
--addressbits 32 \
--processorvendor vendor.com \
--processorname riscv \
--variant RV64X \
--program test.elf
--extlib iss/cpu0=riscv.ovpworld.org/intercept/customControl/1.0 \
```

Which produces this output:

```
Info 1: 'iss/cpu0', 0x000000000000000(_start): Machine 4000206f j
                                                                    80002400
Info 2: 'iss/cpu0', 0x0000000080002400(START_TEST): Machine 547d
     s0 0000000000000000 -> fffffffffffffff
Info 3: 'iss/cpu0', 0x0000000080002402(START_TEST+2): Machine 10401073 csrw
                                                                          sie, zero
Info 4: 'iss/cpu0', 0x0000000080002406(START_TEST+6): Machine 10441073 csrw
                                                                          sie.s0
Info 5: 'iss/cpu0', 0x000000008000240a(START_TEST+a): Machine 30441073 csrw
Info mie 000000000000000 -> 0000000000600aaa
Info 6: 'iss/cpu0', 0x000000008000240e(START_TEST+e): Machine 30341073 csrw
                                                                          mideleg,s0
Info sie 000000000000000 -> 000000000600222
      mideleg 000000000000000 -> 0000000000600222
Info 7: 'iss/cpu0', 0x0000000080002412(START_TEST+12): Machine 10401073 csrw
                                                                           sie, zero
mie 0000000000600aaa -> 0000000000000888
Info 8: 'iss/cpu0', 0x0000000080002416(START_TEST+16): Machine 10441073 csrw
                                                                           sie,s0
Info    sie 000000000000000 -> 0000000000600222
     mie 0000000000000888 -> 0000000000600aaa
Info 9: 'iss/cpu0', 0x000000008000241a(START_TEST+1a): Machine 4501
                                                                   li
                                                                           a0,0
Info 10: 'iss/cpu0', 0x000000008000241c(START_TEST+1c): Machine custom0
```

Instructions 3 and 4 attempt to write all-zeros and all-ones to sie. This has no effect since no interrupts are by default delegated to Supervisor mode:

```
Info 3: 'iss/cpu0', 0x0000000080002402(START_TEST+2): Machine 10401073 csrw sie,zero Info 4: 'iss/cpu0', 0x0000000080002406(START_TEST+6): Machine 10441073 csrw sie,s0
```

Instructions 5 and 6 attempt to write all-ones to mie and mideleg. The writes update bits corresponding to the custom local interrupt positions (as well as standard interrupts):

Instructions 7 and 8 once more attempt to write all-zeros and all-ones to sie. This now has an effect for the interrupts that have been delegated to Supervisor mode:

Although not shown by this simple example, net ports are now available for the new local interrupts so that they can be driven externally.

10 Adding Custom FIFOs (fifoExtensions)

The fifoExtensions extension object extends the basic RISC-V model by adding FIFO input and output ports and some new instructions to put data into a FIFO and get data from a FIFO. The instructions will block if the FIFO is full on a put or empty on a get.

All behavior of this extension object is implemented in file fifoExtensions.c. Sections will be discussed in turn below.

10.1 Intercept Attributes

The behavior of the library is defined using the standard vmiosAttr structure:

```
vmiosAttr modelAttrs = {
 // VERSION
 .versionString = VMI_VERSION,
                // version string
 // CONSTRUCTOR/DESTRUCTOR ROUTINES
 = fifoDoc,
                // documentation constructor
 // INSTRUCTION INTERCEPT ROUTINES
 .morphCB = fifoMorph,
.disCB = fifoDisassemble,
                // instruction translation callback
                // disassemble instruction
 // PORT ACCESS ROUTINES
 .fifoPortSpecsCB = fifoGetPortSpec,
                // callback for next fifo port
 // PARAMETER CALLBACKS
 .paramSpecsCB = fifoParamSpecs, // iterate parameter declarations
 .paramValueSizeCB = fifoParamTableSize, // get parameter table size
 // ADDRESS INTERCEPT DEFINITIONS
 .intercepts
      = {{0}}
```

In this library, there is a constructor, a documentation callback, a JIT translation (morpher) function and a disassembly function, as in the previous example. In addition, there are functions to define the FIFO ports and to allow parameterization of the FIFO ports.

10.2 Object Type and Constructor

The object type is defined as follows:

```
typedef struct vmiosObjectS {
   // Info for associated processor
                 riscv;
   // parameters
   vmiParameterP parameters;
   // is this extension enabled?
   Bool
                  enabled;
   // temporary FIFO element
                  FIFOTmp;
   // configuration (including CSR reset values)
   fifoConfig config;
   // extension CSR info
   fifoCSRs csr; // FIFO extension CSR values riscvCSRAttrs csrs[XCSR_ID(LAST)]; // modified CSR definitions
   // FIFO connections
   vmiConnOutputP outputConn;
                                       // output FIFO connection
   // extended instruction decode table
   vmidDecodeTableP decode32;
   // extension callbacks
                  extCB;
   riscvExtCB
} vmiosObject;
```

This structure contains the riscv, decode32 and extCB fields that are always required when using the RISC-V extension support infrastructure documented here, together with a number of other extension-specific fields. The constructor initializes the fields as follows:

```
static VMIOS_CONSTRUCTOR_FN(fifoConstructor) {
               riscv = (riscvP)processor;
   paramValuesP params = parameterValues;
   object->riscv = riscv;
    // prepare client data
   object->extCB.clientData = object;
    // register extension with base model
   riscv->cb.registerExtCB(riscv, &object->extCB, EXTID_FIFO);
    // copy configuration from template
   object->config = *getExtConfig(riscv);
    // override parameterized values
   object->config.FIFO_bits = params->FIFO_bits;
    // initialize CSRs
   fifoCSRInit(object);
    // is extension enabled in config info?
    object->enabled = RD_FIFO_CSR_FIELD(object, fifo_cfg, fifoPresent);
```

```
// create fifoPorts
newFifoPorts(object);
}
```

In addition to the mandatory field setup, this constructor also defines extension specific CSRs and FIFO ports, as described in the next sections.

10.3 Extension CSRs

Extension fifoExtensions adds a single read-only CSR to the base model. The CSR is defined in file fifoCSR.h. An enumeration in that file first defines the set of additional CSRs:

Then the fields in the fifo_cfg CSR are defined using a bitfield structure:

A container structure is defined that holds all CSR values added by this extension:

The vmiosObject structure contains fields that hold CSR values and describe the CSRs:

In file fifoExtensions.c, the set of CSRs to add is defined using an array of extCSRAttrs structures:

```
static const extCSRAttrs csrs[XCSR_ID(LAST)] = {
    XCSR_ATTR_T__(
    // name    num    arch extension attrs    description         rCB rwCB wCB
        fifo_cfg, 0xFF0, 0, EXT_FIFO, 0,0,0,0, "FIFO Configuration", 0, 0, 0
    )
};
```

Type extCSRAttrs is a structure type containing a standard base model CSR description structure (riscvCSRAttrs) together with an extension-specific identifier, extension. The purpose of the extension-specific identifier is to allow CSRs to be conditionally included based on parameter settings or other selection controls in the extension itself:

The macro XCSR_ATTR_T_ is defined in file riscvModelCallbackTypes.h:

The macro takes the following arguments:

- 1. The CSR *identifier*. This is used to construct both the CSR enumeration member name and the CSR name string (for reporting).
- 2. The CSR number, using standard RISC-V CSR numbering conventions.
- 3. Any architectural restrictions for the CSR, specified in the same way as architectural restrictions on instructions, discussed previously.
- 4. The extension identifier (see above).
- 5. End-block attribute: whether writes to the CSR should terminate a code block.
- 6. *End-rounding* attribute: whether writes to the CSR modify rounding mode.
- 7. *No-trace* attribute: whether changes to the CSR should not be reported when trace change is enabled.
- 8. TVMT attribute: whether accesses to the CSR are trapped by mstatus. TVM.

- 9. A CSR description string (used in documentation generation).
- 10. An optional read callback function.
- 11. An optional read-modify-write callback function (only for CSRs that have special behavior in this case).
- 12. An optional write callback function.

In this case, the CSR is implemented as a simple read-only register with a constant value. There are other macros available that allow specification of CSRs with a constant write mask (XCSR_ATTR_TC_), a variable write mask (XCSR_ATTR_TV_) and using callbacks only (XCSR_ATTR_P_).

Extension CSRs are initialized and registered with the base model by function fifocsrinit, which is called by the constructor:

This function first sets the initial value of the fifo_cfg CSR from configuration defaults. It then iterates over all members of the CSR table, registering each CSR with the base model if the extension feature associated with that CSR is enabled (in fact, the FIFO feature is always enabled in this case, so extensionPresent always returns True). Registration with the base model is done by calling interface function newCSR, which takes these arguments:

- 1. A pointer to a destination riscvCSRAttrs object, which must be located in the current vmiosObject structure. This is filled with the source value passed as the second argument, augmented with a pointer back to the containing vmiosObject structure.
- 2. A source riscvCSRAttrs object, from the CSR table.
- 3. The RISC-V processor.
- 4. The containing vmiosObject structure.

Once the CSR is registered with the base model, reads and writes to it will be automatically performed by standard CSR access instructions with the relevant CSR index.

10.4 Extension FIFO Ports

Extension fifoExtensions adds two FIFO ports to the base model. The FIFO ports are defined by the fifoPorts array:

The macro EXTENSION_FIELD_OFFSET is used to initialize the handle field in each entry with the offset of the inputConn and outputConn fields in the vmiosObject structure:

```
typedef struct vmiosObjectS {
    . . . fields omitted . . .

// FIFO connections
vmiFifoPortP fifoPorts; // fifo port descriptions
vmiConnInputP inputConn; // input FIFO connection
vmiConnOutputP outputConn; // output FIFO connection
    . . . fields omitted . . .
} vmiosObject;
```

Extension FIFOs are created by function newFifoPorts, which is called by the constructor:

```
static void newFifoPorts(vmiosObjectP object) {
   Uns32 connBits = getConnBits(object);
   Uns32 i;

   object->fifoPorts = STYPE_CALLOC_N(vmiFifoPort, NUM_MEMBERS(fifoPorts));

   for(i=0; i<NUM_MEMBERS(fifoPorts); i++) {
      object->fifoPorts[i] = fifoPorts[i];

      // correct FIFO port bit size
      object->fifoPorts[i].bits = connBits;

      // correct FIFO port handle
      Uns8 *raw = (Uns8*)(object->fifoPorts[i].handle);
      object->fifoPorts[i].handle = (void **)(raw + (UnsPS)object);
   }
}
```

This function first allocates an extension-specific array of FIFO port objects. It then fills each FIFO port object from the template array, adjusting the bits field to correspond to the value given in a model parameter and correcting the handle field to point to the field location withing the current vmiosobject structure (by adding the offset in the template

to the vmiosObject address). The bit size of each connection is extracted from the configuration using function getConnBits:

```
inline static Uns32 getConnBits(vmiosObjectP object) {
   return object->config.FIFO_bits;
}
```

A standard FIFO port iterator function, referenced in the vmiosAttrs structure, is used to indicate the presence of the new FIFO ports:

```
static VMIOS_FIFO_PORT_SPECS_FN(fifoGetPortSpec) {
    if (!object->enabled) {
        // Do not implement ports when not enabled
        return NULL;
    } else if(!prev) {
        // first port
        return object->fifoPorts;
    } else {
        // port other than the first
        Uns32 prevIndex = (prev-object->fifoPorts);
        Uns32 thisIndex = prevIndex+1;
        return (thisIndex<NUM_MEMBERS(fifoPorts)) ? &object->fifoPorts[thisIndex]:0;
    }
}
```

10.5 Instruction Decode

This extension object implements two new instructions, pushb and popb. These are defined by an enumeration and a table exactly as described in section 6.3:

In this case, the disassembly format is specified as FMT_R1, so that only one register (in the Rd position) is reported.

10.6 Instruction Disassembly

Instruction disassembly is implemented in exactly the same way as described in section 6.4.

10.7 Instruction Translation

Instruction translation uses a similar pattern to that previously described in section 6.5. In this example, the instruction translation table is specified like this:

```
const static riscvExtMorphAttr dispatchTable[] = {
    [EXT_IT_PUSHB] = {morph:emitPUSHB, variant:EXT_FIFO},
    [EXT_IT_POPB] = {morph:emitPOPB, variant:EXT_FIFO},
};
```

The JIT translation function is specified like this:

```
static VMIOS_MORPH_FN(fifoMorph) {
                      riscv = (riscvP)processor;
   riscvExtMorphState state = {riscv:riscv, object:object};
   // get instruction and instruction type
   riscvExtIType type = decode(riscv, object, thisPC, &state.info);
   // action is only required if the instruction is implemented by this
   // extension
   if(type != EXT_IT_LAST) {
       riscvExtMorphAttrCP attrs = &dispatchTable[type];
                          *reason = getDisableReason(object, attrs->variant);
       // fill translation attributes
       state.attrs = attrs;
       // translate instruction
       riscv->cb.morphExternal(&state, reason, opaque);
   // no callback function is required
   return 0;
```

This is similar to the previous example, but includes an additional check for instruction validity, implemented by function getDisableReason:

```
static const char *getDisableReason(vmiosObjectP object, fifoVariant variant) {
    fifoVariant availableVariants = object->config.variant;
    const char *result = 0;

    // validate ext feature set
    if((availableVariants & variant) != variant) {
        result = "Unimplemented on this variant";
    }

    return result;
}
```

This function validates the feature set stated to be implemented by the extension configuration against the feature requirements of the instruction. If the instruction requires a feature set that is not implemented, the string "Unimplemented on this variant" is returned. When this is passed to the morphExternal interface function, code will be emitted to take an Illegal Instruction exception instead of the normal instruction behavior.

In this example, the FIFO extension is always implemented so the Illegal Instruction behavior is never triggered, but this pattern is useful for an extension object that adds multiple extra instructions in different sets, enabled by parameters or feature registers.

In this example, pushb and popb are implemented by separate instruction callbacks. The implementation of pushb is this:

This function obtains a vmiReg for register rd in the same was as the previous example. It also obtains a vmiReg for the output connection object using utility function getOutputConn:

```
//
// Return VMI register for extension object field
//
inline static vmiReg getExtReg(vmiosObjectP object, void *field) {
    return vmimtGetExtReg((vmiProcessorP)(object->riscv), field);
}

//
// Return VMI register for output connection object
//
inline static vmiReg getOutputConn(vmiosObjectP object) {
    return getExtReg(object, &object->outputConn);
}
```

This uses the standard VMI Morph Time API function <code>vmimtGetExtReg</code> to get a <code>vmiReg</code> descriptor for a generic pointer.

The extension allows the size of the connection (FIFO) element in bits to be parameterized, up to XLEN bits in size. The next step is to get the size in bits of both the GPR and FIFO element:

```
Uns32     bits = getRBits(rs);
Uns32     connBits = getConnBits(object);
```

If the FIFO element is larger than XLEN, the value in rd is zero-extended to the full FIFO element width, using a temporary in the extension object to hold the extended value:

```
if(bits<connBits) {
    vmiReg tmp = getFIFOTmp(object);
    vmimtMoveExtendRR(connBits, tmp, bits, rsA, False);
    rsA = tmp;
}</pre>
```

Finally, the (possibly-extended) register value is written to the FIFO using a standard blocking put:

```
vmimtConnPutRB(connBits, conn, rsA, 0);
```

The implementation of popb is similar:

Here, a blocking get is made from the input FIFO to a temporary, and then the temporary is zero-extended into the result register.

11 Adding Transactional Memory (tmExtensions)

The tmExtensions extension object extends the basic RISC-V model by adding custom transactional memory and some new instructions to manage the transactional memory state.

Transactional memory is likely to be highly implementation dependent. In this example extension, the extended processor operates in two modes:

- 1. *Normal mode*: when no transaction is active, loads and stores are performed to memory in the usual way.
- 2. *Transaction mode*: when a transaction is active, stores are accumulated in a cache. Dirty data is either committed atomically at the end of the transaction or discarded if the transaction is aborted for some reason (for example, a conflicting write by another processor, or too much data for the cache). If a transaction is aborted, all processor GPR and FPR values are reset to the state they had when the transaction was started, allowing the transaction to be retried easily if required.

The base processor model supports operating in normal and transaction mode using interface function setTMode, described later in this section. In normal mode, the base model behavior is unchanged; in transaction mode, all loads and stores are routed to functions in the extension object, which implement a cache model (or similar structure) to hold speculative data values. The extension object is responsible for implementing the cache model, performing memory reads to populate the model, and performing memory writes to drain the cache model when required.

This extension adds four instructions:

- 1. xbegin: executed to start a new transaction;
- 2. xend: executed to end a transaction;
- 3. xabort: executed to abort an active transaction; and
- 4. wfe: a *wait for event* pseudo-instruction, used to yield control to other harts in a multicore system.

All behavior of this extension object is implemented in file tmExtensions.c. Sections will be discussed in turn below.

11.1 Intercept Attributes

The behavior of the library is defined using the standard vmiosAttr structure:

```
= sizeof(vmiosObject), // size in bytes of OSS object
 .objectSize
 // CONSTRUCTOR/DESTRUCTOR ROUTINES
 .constructorCB = tmConstructor, // object constructor
 .postConstructorCB = tmPostConstructor, // object post-constructor
                   // documentation constructor
         = tmDoc,
 // INSTRUCTION INTERCEPT ROUTINES
 // instruction morph callback
 // PARAMETER CALLBACKS
 = tmParamSpecs,
                  // iterate parameter declarations
 .paramValueSizeCB = tmParamTableSize, // get parameter table size
 // ADDRESS INTERCEPT DEFINITIONS
 .intercepts = \{\{0\}\}
};
```

In this library, there is a constructor and post-constructor, a documentation callback, a JIT translation (morpher) function, a disassembly function, and functions allowing the extension to specify parameters.

11.2 Intercept Parameters

This extension is parameterized as follows:

- 1. A parameter diagnosticlevel allows the verbosity of debug messages to be specified (0, 1, 2 or 3); and
- 2. A bit mask parameter variant allows the configured extensions to be defined: if bit 0 is set, the transactional instructions are present, and if bit 1 is set the WFE instruction is present).

The parameters are defined using the standard extension parameterization interface as follows:

```
typedef struct formalValuesS {
    VMI_UNS32_PARAM(diagnosticlevel);
    VMI_UNS32_PARAM(variant);
} formalValues, *formalValuesP;

// Parameter table
static vmiParameter parameters[] = {
    VMI_UNS32_PARAM_SPEC(formalValues, diagnosticlevel, 0, 0, 3, "Override
the initial diagnostic level"),
    VMI_UNS32_PARAM_SPEC(formalValues, variant, EXT_ALL, 1, EXT_ALL, "Override
the configured variant"),
    { 0 }
};

// Iterate formals
```

```
static VMIOS_PARAM_SPEC_FN(tmParamSpecs) {
    if(!prev) {
        prev = parameters;
    } else {
        prev++;
    }
    return prev->name ? prev : 0;
}

// Return size of parameter structure
static VMIOS_PARAM_TABLE_SIZE_FN(tmParamTableSize) {
    return sizeof(formalValues);
}
```

Functions tmParamSpecs and tmParamTableSize are referenced in the vmiosAttr structure for the extension (see section 11.1).

11.3 Object Type, Constructor and Post-Constructor

The object type is defined as follows:

```
typedef struct vmiosObjectS {
     // associated processor
     // is this extension enabled?
                            enabled;
     // configuration (including CSR reset values)
     tmConfig config;
     // TM extension CSR registers info
     tmCSRs csr;
                                                            // TM extension CSR values
     riscvCSRAttrs csrs[XCSR_ID(LAST)]; // modified CSR definitions
     // Transaction state info
    memDomainP physicalMem; // physical memory domain
memRegionP regionCache; // cached physical memory region
tmStatusE tmStatus; // current TM status
Uns32 numPending; // number of lines currently pending
cacheLine pending[CACHE_MAX_LINES]; // current transaction cached lines
     // Abort state info
    Uns32 xbeginReg; // index of xbegin register
Uns64 abortCode; // xabort code
Addr abortPC; // PC to jump to on abort
Uns64 x[RISCV_GPR_NUM]; // GPR bank
Uns64 f[RISCV_FPR_NUM]; // FPR bank
     // extended instruction decode table
     vmidDecodeTableP decode32;
     // Command argument values
     cmdArgValues cmdArgs;
     // extension callbacks
     riscvExtCB extCB;
} vmiosObject;
```

This structure contains the riscv, decode32 and extCB fields that are always required when using the RISC-V extension support infrastructure documented here, together with a number of other extension-specific fields. The constructor initializes the fields as follows:

```
static VMIOS CONSTRUCTOR FN(tmConstructor) {
                 riscv = (riscvP)processor;
   formalValuesP params = parameterValues;
    object->riscv = riscv;
    // prepare client data
    object->extCB.clientData = object;
    // Initialize diagnostic setting to value set for parameter
    DIAG_LEVEL(object) = params->diagnosticlevel;
    // Add commands
    addCommands(object, &object->cmdArgs);
    // initialize base model callbacks
   object->extCB.switchCB = riscvSwitch;
object->extCB.tLoad = riscvTLoad;
object->extCB.tStore = riscvTStore;
    object->extCB.trapNotifier = riscvTrapNotifier;
    object->extCB.ERETNotifier = riscvERETNotifier;
    // register extension with base model
    riscv->cb.registerExtCB(riscv, &object->extCB, EXTID_TM);
    // set status to not active to start
    object->tmStatus = TM_NOTACTIVE;
    // copy configuration from template
    object->config = *getExtConfig(riscv);
    // override configured variant
    object->config.variant = params->variant;
    // initialize CSRs
    tmCSRInit(object);
    // is extension enabled in config info?
    object->enabled = RD_XCSR_FIELD(object, tm_cfg, tmPresent);
```

In addition to the mandatory field setup, this constructor also defines extension specific CSRs and installs notifier functions that are called when execution context switches to or from another processor in a multicore simulation (riscvSwitch), when loads and stores are performed in transaction mode (riscvTLoad and riscvTStore) and when taking or resuming from exceptions (riscvTrapNotifier and riscvERETNotifier). These are all described in following sections.

This extension also defines a *post-constructor* function, tmPostConstructor. The post-constructor is called *after all processor model and processor extension object constructors have been called but before simulation starts*:

```
static VMIOS_POST_CONSTRUCTOR_FN(tmPostConstructor) {
    // record the processor physical memory domain
    object->physicalMem = vmirtGetProcessorExternalDataDomain(processor);
}
```

In this case, the post-constructor saves the processor *external memory data domain* object for later use. This memory domain object is the target for all loads and stores performed

by this processor or others in a multicore simulation. It is required so that the extension object can implement cache line reads and writes (using VMI run time functions <code>vmirtReadNByteDomain</code> and <code>vmirtWriteNByteDomain</code>) and so that monitor callbacks can be installed on it to check for memory accesses by other processors that may invalidate an active transaction by this processor.

The call to <code>vmirtGetProcessorExternalDataDomain</code> must be placed in the <code>post-constructor</code> because it is <code>inspecting</code> memory state. The call cannot be made in the constructor because at that point there is no guarantee that all other processor and extension constructors have run, so any value returned by a VMI inspection function like this may return invalid state at that point. Any VMI function that references memory domains (such as <code>vmirtGetProcessorExternalDataDomain</code>) or processor state (such as <code>vmirtRegRead</code> or <code>vmirtRegWrite</code>) <code>must</code> not be used in the constructor.

The diagnosticlevel and variant parameters are used to modify the initial extension configuration.

11.4 Extension CSRs

Extension tmextensions adds a single read-only CSR to the base model. The CSR is defined in file tmcsr.h. An enumeration in that file first defines the set of additional CSRs:

Then the fields in the tm_cfg CSR are defined using a bitfield structure:

A container structure is defined that holds all CSR values added by this extension:

The vmiosObject structure contains fields that hold CSR values and describe the CSRs:

In file tmextensions.c, the set of CSRs to add is defined using an array of extcsrattrs structures:

This field is used in function tmCSRInit to initialize CSR descriptions, exactly as previously described in section 10.3.

11.5 Context Switch Monitor (riscvSwitch)

Extension tmextensions installs an execution context switch monitor function, riscvSwitch:

```
static VMIOS_CONSTRUCTOR_FN(tmConstructor) {
    . . . lines omitted . . .

    // initialize base model callbacks
    object->extCB.switchCB = riscvSwitch;
    object->extCB.tLoad = riscvTLoad;
    object->extCB.tStore = riscvTStore;
    object->extCB.trapNotifier = riscvTrapNotifier;
    object->extCB.ERETNotifier = riscvERETNotifier;
    . . . lines omitted . . .
}
```

In a multiprocessor simulation, each processor is executed in turn for a number of instructions (the quantum). The execution context switch monitor function is called whenever execution context switches *to* this processor (it is about to start executing) or *away from* this processor (it has finished its quantum and another processor is about to run). When modeling transactional memory, one requirement is that the model is aware when conflicting reads or writes have been made to memory addresses by other processors that would cause an active transaction on this processor to be aborted.

```
static RISCV_IASSWITCH_FN(riscvSwitch) {
    vmiosObjectP object = clientData;
```

```
if(state==RS_SUSPEND) {
    installCacheMonitor(object);
}
```

The function is of type riscvIASSwitchFn, defined in riscvModelCallbacks.h like this:

This function has effect if execution context is switching from this processor to another (state is RS_SUSPEND). In this case, function installCacheMonitor adds two kinds of memory callback to the physical memory domain cached by the post-constructor:

- 1. For any active line in the cache, a *write* callback is installed which is called if any other processor writes data to an address in that line;
- 2. For any dirty line in the cache, a *read* callback is installed which is called if any other processor reads data from an address in that line.

In both cases, a transaction abort is triggered because of a memory conflict.

11.6 Transactional Load and Store Functions (riscvTLoad and riscvTStore)

Extension tmExtensions installs transaction load and store functions, riscvTLoad and riscvTStore:

```
static VMIOS_CONSTRUCTOR_FN(tmConstructor) {
    . . . lines omitted . . .

    // initialize base model callbacks
    object->extCB.switchCB = riscvSwitch;
    object->extCB.tLoad = riscvTLoad;
    object->extCB.tStore = riscvTStore;
    object->extCB.trapNotifier = riscvTrapNotifier;
    object->extCB.ERETNotifier = riscvERETNotifier;
    . . . lines omitted . . .
}
```

When the processor is executing with transactional mode *enabled*, any load or store will cause these two functions to be executed instead of updating memory in the normal way. This allows the extension object to intervene to access data from another location (a cache model, in this case). Function riscyTLoad is of type riscyTLoadFn:

```
#define RISCV_TLOAD_FN(_NAME) void _NAME( \
    riscvP riscv, \
    void *buffer, \
    Addr VA, \
```

This function must fill buffer with bytes bytes read from address VA to implement a load. Function riscvTStore is of type riscvTStoreFn:

This function must take bytes bytes from buffer and save them in a data structure (in this case, representing cache lines). The implementation of the transactional memory will be implementation specific, so the details in this case will not be discussed here – refer to section 11.11 and the model source for a detailed example if required.

11.7 Trap and Exception Return Notifiers (riscvTrapNotifier and riscvERETNotifier)

Extension tmextensions installs trap and exception return notifiers, riscvTrapNotifier and riscvERETNotifier:

```
static VMIOS_CONSTRUCTOR_FN(tmConstructor) {
    . . . lines omitted . . .

    // initialize base model callbacks
    object->extCB.switchCB = riscvSwitch;
    object->extCB.tLoad = riscvTLoad;
    object->extCB.tStore = riscvTStore;
    object->extCB.trapNotifier = riscvTrapNotifier;
    object->extCB.ERETNotifier = riscvERETNotifier;
    . . . lines omitted . . .
}
```

riscvTrapNotifier is called whenever the processor takes a trap:

```
static RISCV_TRAP_NOTIFIER_FN(riscvTrapNotifier) {
    vmiosObjectP object = clientData;
    if(object->tmStatus == TM_NOTACTIVE) {
        // ignore exceptions outside of transactions
    } else {
        . . . lines omitted . . .
        // update status to abort transaction
        object->tmStatus |= TM_ABORT_EXCEPTION;
        // clear transaction mode during exception so memory updates will occur
        // normally during exception
        setTMode(object->riscv, False);
```

```
}
```

The notifier first detects whether the processor is operating in transaction mode. If it is, the current transaction is marked as aborted, for reason TM_ABORT_EXCEPTION. Then, transaction mode is disabled while the exception is handled by a call to setTMode (so that loads and stores in the exception routine behave normally). Function setTMode is a wrapper round interface function setTMode in the base model. This function toggles the base model between normal and transaction mode:

```
static void setTMode(riscvP riscv, Bool enable) {
    riscv->cb.setTMode(riscv, enable);
}
```

The exception return notifier is similar except that its final stage is to *re-enable transaction mode* to cause a transaction abort on next transaction activity:

```
static RISCV_TRAP_NOTIFIER_FN(riscveRetNotifier) {
    vmiosObjectP object = clientData;
    if(object->tmStatus == TM_NOTACTIVE) {
        // ignore exception returns outside of transactions
    } else {
        . . . lines omitted . . .
        // update status to abort transaction
        object->tmStatus |= TM_ABORT_EXCEPTION;
        // restore transaction mode after exception so transaction abort will
        // occur on next activity
        setTMode(object->riscv, True);
    }
}
```

11.8 Instruction Decode

This extension object implements four new instructions, xbegin, xend, xabort and wfe. These are defined by an enumeration and a table exactly as described in section 6.3:

```
typedef enum riscvExtITypeE {
    // extension instructions
    EXT_IT_XBEGIN,
   EXT_IT_XEND,
    EXT_IT_XABORT,
   EXT IT WFE,
    // KEEP LAST
    EXT_IT_LAST
} riscvExtIType;
const static riscvExtInstrAttrs attrsArray32[] = {
   EXT_INSTRUCTION(EXT_IT_XBEGIN, "xbegin", RVANY, RVIP_RD_RS1_RS2, FMT_R1, "|0000000|00000|00000|011|.....|0001011|"),
    EXT INSTRUCTION(EXT IT XEND, "xend",
                                               RVANY, RVIP RD RS1 RS2, FMT NONE,
    "|0000000|00000|00000|010|00000|0001011|"),
    EXT_INSTRUCTION(EXT_IT_XABORT, "xabort", RVANY, RVIP_RD_RS1_RS2, FMT_R1,
    "|0000000|00000|00000|100|....|0001011|"),
    EXT_INSTRUCTION(EXT_IT_WFE, "wfe", RVANY, RVIP_RD_RS1_RS2, FMT_NONE,
```

```
"|0000000|00000|00000|101|00000|0001011|")
};
```

In this case, the disassembly format is specified as FMT_R1, for xbegin and xabort so that only one register (in the Rd position) is reported, and as FMT_NONE for xend and wfe.

11.9 Instruction Disassembly

Instruction disassembly is implemented in exactly the same way as described in section 6.4.

11.10 Instruction Translation

Instruction translation uses a similar pattern to that previously described in section 6.5. In this example, the instruction translation table is specified like this:

```
const static riscvExtMorphAttr dispatchTable[] = {
    [EXT_IT_XBEGIN] = {morph:emitXBEGIN, variant:EXT_TM },
    [EXT_IT_XEND] = {morph:emitXEND, variant:EXT_TM },
    [EXT_IT_XABORT] = {morph:emitXABORT, variant:EXT_TM },
    [EXT_IT_WFE] = {morph:emitWFE, variant:EXT_WFE},
};
```

This extension allows the transaction instructions and the WFE instruction to be enabled separately (so it is possible to configure a core with WFE only, for example). To handle this, the instructions are given different variant masks.

The JIT translation function follows the same pattern as used previously for the FIFO extension: refer to section 10.7 for more information.

The xbegin instruction is executed to start a new transaction. JIT code for this is created by function emitXBEGIN:

```
static EXT_MORPH_FN(emitXBEGIN) {
    // get abstract register operands
    riscvRegDesc rd = getRVReg(state, 0);

    // emit call implementing XBEGIN instruction
    vmimtArgNatAddress(state->object);
    vmimtArgUns32(getRIndex(rd));
    vmimtArgSimPC(64);
    vmimtCall((vmiCallFn)xBegin);

    // transaction mode change possible so end this code block
    vmimtEndBlock();
}
```

This emits an embedded call to function xBegin. Because xBegin could change transaction mode, a call to vmimtEndBlock is required to terminate the current code block (the next instruction could be executed in different transaction mode state, and a single code block must not contain instructions from different transaction mode states for correct behavior). The arguments to xBegin are the extension object, the register index for the one register in the instruction, and the current simulated program counter:

```
static void xBegin(vmiosObjectP object, Uns32 regIdx, Uns64 thisPC) {
```

```
if(object->tmStatus != TM_NOTACTIVE) {
    // Nested transactions not supported
    object->tmStatus |= TM_ABORT_NESTED;
   doAbort(object);
    // save PC of next instruction (to be executed on abort)
    object->abortPC = thisPC+4;
    object->abortCode = 0;
    // save xbegin instruction destination register index
    object->xbeginReg = regIdx;
    // save current values of registers for abort, if necessary
    saveRegs(object);
    // start a new transaction
    object->tmStatus = TM_OK;
    setTMode(object->riscv, True);
    // set value in xbegin destination register
    setXbeginReturnValue(object, object->tmStatus);
```

If there is already an active transaction when xBegin is called, that transaction is aborted. Otherwise, xBegin does this:

- 1. It saves the address of the instruction *after* the xbegin instruction. This is the *abort address*, to which control will be transferred in the transaction fails.
- 2. It saves the index of the register argument to xbegin. This register is assigned a *status code* when the transaction succeeds or fails, so that the initiator can react appropriately.
- 3. It saves the value of all GPRs and FPRs into a shadow block implemented in the extension object. This allows these registers to be restored if the transaction fails.
- 4. It enters transaction mode by calling setTMode, with initial state TM_OK.
- 5. It returns the initial state to the register argument to xbegin, so that the initiator can react appropriately.

The xend instruction is executed to terminate an active transaction. JIT code for this is created by function emitXEND:

```
static EXT_MORPH_FN(emitXEND) {

    // XEND instruction is a NOP when not in a transaction
    if(getTMode(state->riscv)) {

        // emit call implementing XEND instruction
        vmimtArgNatAddress(state->object);
        vmimtCall((vmiCallFn)xEnd);

        // transaction mode change possible so end this code block
        vmimtEndBlock();
    }
}
```

If the processor is not in transaction mode, this instruction behaves as a NOP and no code is emitted. Otherwise, an embedded call to xEnd is emitted, to terminate the transaction. Once again, a call to vmimtEndBlock is required to terminate the current code block (the next instruction could be executed in different transaction mode state). Function xEnd is defined like this:

```
static void xEnd(vmiosObjectP object) {
   if(object->tmStatus != TM_OK) {
        // abort is pending
        doAbort(object);
   } else {
        // end current transaction
        deactivate(object);
   }
}
```

The either aborts the current transaction (if status is not TM_OK) or commits results (if status is TM_OK).

The xabort instruction is executed to abort an active transaction. JIT code for this is created by function emitXABORT:

```
static EXT_MORPH_FN(emitXABORT) {

    // XABORT instruction is a NOP when not in a transaction
    if(getTMode(state->riscv)) {

        // get abstract register operands
        riscvRegDesc rs = getRVReg(state, 0);

        // emit call implementing XABORT instruction
        vmimtArgNatAddress(state->object);
        vmimtArgUns32(getRIndex(rs));
        vmimtCall((vmiCallFn)xAbort);

        // transaction mode change possible so end this code block
        vmimtEndBlock();
    }
}
```

If the processor is not in transaction mode, this instruction behaves as a NOP and no code is emitted. Otherwise, an embedded call to xAbort is emitted, to abort the transaction. Once again, a call to vmimtEndBlock is required to terminate the current code block (the next instruction could be executed in different transaction mode state). Function xAbort is defined like this:

```
static void xAbort(vmiosObjectP object, Uns32 regIdx) {
    // get value from xabort source register
    object->abortCode = object->riscv->x[regIdx];

    // flag that this abort was from an instruction
    object->tmStatus |= TM_ABORT_INST;

    doAbort(object);
}
```

Here, the abort is done for reason TM_ABORT_INST. Function doAbort is as follows:

```
static void doAbort(vmiosObjectP object) {
   if (object->tmStatus == TM_NOTACTIVE) {
       // Not active so nothing to abort - ignore
   } else {
       vmiProcessorP proc = (vmiProcessorP)object->riscv;
        // restore values of RISCV GPRs
       restoreRegs(object);
        // compute and set return value for xbegin
       Uns64 returnValue = (
           (object->tmStatus & 0xff) |
            ((object->abortCode & 0xff) << 8)
        setXbeginReturnValue(object, returnValue);
        // clear current transaction
       deactivate(object);
        // set PC of next instruction (to be executed on abort)
       vmirtSetPC(proc, object->abortPC);
```

To abort a transaction, the function does the following:

- 1. It restores GPR and FPR values to the state that was in effect *before* the transaction was started.
- 2. It constructs a return code by concatenating transaction status and the accumulated abort code, and then calls setXbeginReturnValue to assign that code to the GPR specified by the initiating xbegin operation.
- 3. It deactivates transaction mode by calling deactivate.
- 4. It uses vmirtSetPC to force a jump to the abort address, which is the address *after* the initiating xbegin instruction.

Note that in a linked model extension library it is legal to directly access fields of the base RISC-V model in cases where this can be done safely. As an example, function restoreRegs directly accesses the GPR and FPR values from the main model to restore them:

```
static void restoreRegs(vmiosObjectP object) {
    riscvP riscv = object->riscv;
    Uns32 i;

    for(i=1; i<RISCV_GPR_NUM; i++) {
        riscv->x[i] = object->x[i];
    }
    for(i=0; i<RISCV_FPR_NUM; i++) {
        riscv->f[i] = object->f[i];
    }
}
```

Function deactivate is used to transition from transaction mode to normal mode:

```
static void deactivate(vmiosObjectP object) {
    . . . lines omitted . . .
    xCommit(object);

    setTMode(object->riscv, False);
    object->tmStatus = TM_NOTACTIVE;
    object->abortCode = 0;
}
```

As part of the deactivation process, live data in the transaction mode cache model is drained to memory by calling function xCommit. Then, normal mode is enabled by calling setTMode with enable of False.

The wfe instruction is executed to suspend this processor until the end of its quantum to allow others to run (in real hardware, a similar instruction could cause a processor to stop executing and enter a low power state). JIT code for this is created by function emitwfe:

```
static EXT_MORPH_FN(emitWFE) {
    vmimtIdle();
}
```

11.11 Memory Model Implementation Guidelines

As previously stated, the transactional memory model is likely to be highly implementation dependent. This document will therefore not describe the chosen implementation in the tmextensions example in detail, but instead will give some general guidelines on the approach to adopt.

- 1. Obtain handles to required memory domain objects in the post-constructor, as described above.
- 2. In the transactional load and store callback functions, use vmirtReadNByteDomain to read in cache line data.
- 3. When a transaction is being committed, use vmirtWriteNByteDomain to drain cache contents to physical memory.
- 4. When context switches *away* from the current processor, use vmirtAddReadCallback and vmirtAddWriteCallback to monitor address for which reads and writes by another processor should abort transactions on the current processor, respectively.
- 5. When a transaction is being committed or aborted, use vmirtRemoveReadCallback and vmirtRemoveWriteCallback to remove address monitors if required.

12 Appendix: Standard Instruction Patterns

This appendix describes the format of the standard instruction patterns specified by the riscvExtInstrPattern enumeration, including details of suitable disassembly format macros and fields set in the riscvExtInstrInfo structure during decode.

12.1 Pattern RVIP_RD_RS1_RS2

Description: like add x0, x1, x2

Decode: | rs2 | rs1 | rd |

Format: FMT_R1_R2_R3 (or FMT_R1_R2 or FMT_R1)

Fields set: r[0]=rd, r[1]=rs1, r[2]=rs2

12.2 Pattern RVIP_RD_RS1_SI

Description: like addi x0, x1, imm (immediate sign-extended to XLEN bits)

Format: FMT_R1_R2_SIMM, FMT_R1_R2_XIMM

Fields set: r[0]=rd, r[1]=rs1, c=imm

12.3 Pattern RVIP_RD_RS1_SHIFT

Description: like slli x0, x1, shift

Decode: | shift | rs1 | rd |

|0000000....|....|vvv|....|vvvvvvv| (RV32) |000000.....|....|vvv|....|vvvvvvv| (RV64)

Format: FMT R1 R2 SIMM, FMT R1 R2 XIMM

Fields set: r[0]=rd, r[1]=rs1, c=shift

12.4 Pattern RVIP_RD_RS1_RS2_RS3

Description: like cmix x0, x1, x2, x3

Format: FMT_R1_R2_R3_R4

Fields set: r[0]=rd, r[1]=rs1, r[2]=rs2, r[3]=rs3

12.5 Pattern RVIP_RD_RS1_RS3_SHIFT

Description: like fsri x0, x1, x2, shift

Decode: | rs3 | | shift| rs1 | | rd |

|....|v|0....|vvv|....|vvvvvvv|(RV32) |....|v|....|vvv|....|vvvvvvv|(RV64)

Format: FMT_R1_R2_R3_SIMM

Fields set: r[0]=rd, r[1]=rs1, r[2]=rs3, c=shift

12.6 Pattern RVIP_FD_FS1_FS2

Description: like fmax.s f0, f1, f2

Format: FMT_R1_R2_R3 (or FMT_R1_R2 or FMT_R1)

Fields set: r[0]=fd, r[1]=fs1, r[2]=fs2

Width: W=0:s, W=1:d

12.7 Pattern RVIP_FD FS1 FS2 RM

Description: like fadd.s f0, f1, f2, rte

Format: FMT_R1_R2_R3 (or FMT_R1_R2 or FMT_R1)
Fields set: r[0]=fd, r[1]=fs1, r[2]=fs2, rm=rm

Width: W=0:s, W=1:d

12.8 Pattern RVIP FD FS1 FS2 FS3 RM

Description: like fmadd.s f0, f1, f2, f3, rte

Format: FMT R1 R2 R3 R4

Fields set: r[0]=fd, r[1]=fs1, r[2]=fs2, r[3]=fs3, rm=rm

Width: W=0:s, W=1:d

12.9 Pattern RVIP_RD_FS1_FS2

Description: like feq.s x0, f1, f2

Decode: | | fs2 | fs1 | rd |

|vvvvvvw|.....|.....|vvv|.....|vvvvvvv|

Format: FMT_R1_R2_R3

Fields set: r[0]=rd, r[1]=fs1, r[2]=fs2

Width: W=0:s, W=1:d

12.10 Pattern RVIP_VD_VS1_VS2_M

Description: like vadd.vv v1, v2, v3, v0.m

Decode: | m vs1 vs2 vd vd | vvvvvvv |

Format: FMT R1 R2 R3 RM

Fields set: r[0]=vd, r[1]=vs1, r[2]=vs2, mask=m?none:v0

12.11 Pattern RVIP_VD_VS1_SI_M

Description: like vadd.vi v1, v2, imm, v0.m (immediate sign-extended to SEW bits)

Format: FMT R1 R2 SIMM RM

Fields set: r[0]=vd, r[1]=vs1, c=imm, mask=m?none:v0

12.12 Pattern RVIP_VD_VS1_UI_M

Description: like vsll.vi v1, v2, imm, v0.m (immediate zero-extended to SEW

bits)

Format: FMT_R1_R2_SIMM_RM

Fields set: r[0]=vd, r[1]=vs1, c=imm, mask=m?none:v0

12.13 Pattern RVIP_VD_VS1_RS2_M

Description: like vadd.vx v1, v2, x3, v0.m

Format: FMT_R1_R2_R3_RM

Fields set: r[0]=vd, r[1]=vs1, r[2]=rs2, mask=m?none:v0

12.14 Pattern RVIP_VD_VS1_FS2_M

Description: like vfadd.vf v1, v2, f3, v0.m

Decode: | m vs1 | fs2 | vd | | vvvvvv | | vvvvvvv |

Format: FMT_R1_R2_R3_RM

Fields set: r[0]=vd, r[1]=vs1, r[2]=fs2, mask=m?none:v0

12.15 Pattern RVIP_RD_VS1_RS2

Description: like vext.v r1, v2, r3

Decode: | vs1 | rs2 | rd |

|vvvvvvv|.....|vvv|.....|vvvvvvv|

Format: FMT_R1_R2_R3

Fields set: r[0]=rd, r[1]=vs1, r[2]=rs2

12.16 Pattern RVIP RD VS1 M

Description: like vpopc.m x1, v2, v0.m

Format: FMT_R1_R2_RM

Fields set: r[0]=rd, r[1]=vs1, mask=m?none:v0

12.17 Pattern RVIP_VD_RS2

Description: like vmv.s.x v1, x2

Decode: | rs2 | vd | | vvvvvvvvvv | rs2 |

Format: FMT R1 R2

Fields set: r[0]=vd, r[1]=rs2

12.18 Pattern RVIP_FD_VS1

Description: like vfmv.f.s f1, v2

Format: FMT_R1_R2

Fields set: r[0]=fd, r[1]=vs2

12.19 Pattern RVIP_VD_FS2

Description: like vfmv.s.f v1, f2

Format: FMT_R1_R2

Fields set: r[0]=vd, r[1]=fs2

13 Appendix: Base Model Interface Service Functions

This appendix describes interface functions implemented by the base model that are available to provide services for a linked model extension library. All such interface functions are installed in a structure of type riscyModelCB accessible via the cb field in the RISC-V processor structure. For example, an extension library can call the takeException interface function (which causes an exception to be immediately taken) like this:

```
riscv->cb.takeException(riscv, EXT_E_EXCEPT24, 0);
```

The riscvModelCB type is defined in file riscvModelCallbacks.h in the base model:

```
typedef struct riscvModelCBS {
    // from riscvUtils.h
    riscvRegisterExtCBFn
                               registerExtCB;
    riscvGetExtClientDataFn getExtClientData;
    riscvGetExtConfigFn getExtConfig;
                              getXlenMode;
    riscvGetXlenFn
                              getXlenArch;
getXRegName;
    riscvGetXlenFn
    riscvGetRegNameFn
    riscvGetRegNameFn
                             getFRegName;
                              getVRegName;
    riscvGetRegNameFn
    riscvSetTModeFn
                               setTMode;
    riscvGetTModeFn
                              getTMode;
    riscvGetDataEndianFn getDataEndian;
    riscvReadCSRNumFn
riscvWriteCSRNumFn
                               readCSR;
                              writeCSR;
    riscvReadBaseCSRFn
                              readBaseCSR;
    riscvWriteBaseCSRFn
                               writeBaseCSR;
    // from riscvExceptions.h
    riscvHaltRestartFn halt;
   riscvHaltRestartFn
riscvUpdateInterruptFn
riscvUpdateDisableFn
riscvTestInterruptFn
testInterruptFn
testInterrupt;
    riscvHaltRestartFn
                               restart;
    riscvIllegalInstructionFn illegalInstruction;
    riscvIllegalVerboseFn illegalVerbose;
    riscvIllegalInstructionFn virtualInstruction;
    riscvIllegalVerboseFn virtualVerbose;
riscvIllegalCustomFn illegalCustom;
    riscvTakeExceptionFn
                              takeException;
    riscvTakeResetFn
                               takeReset;
    // from riscvDecode.h
    riscvFetchInstructionFn fetchInstruction;
    // from riscvDisassemble.h
    riscvDisassInstructionFn disassInstruction;
    // from riscvMorph.h
    riscvInstructionEnabledFn instructionEnabled;
    riscvMorphExternalFn morphExternal;
                            morphIllegal;
morphVirtual;
getVMIReg;
    riscvMorphIllegalFn
    riscvMorphIllegalFn
    riscvGetVMIRegFn
                             getVMIRegFS;
    riscvGetVMIRegFSFn
    riscvWriteRegSizeFn
                               writeRegSize;
    riscvWriteRegFn writeReg;
riscvGetFPFlagsMtFn getFPFlagsMt;
                              getDataEndianMt;
    riscvGetDataEndianMtFn
    riscvLoadMtFn
                               loadMt;
```

```
riscvStoreMtFn
                               storeMt;
   riscvRequireModeMtFn
                              requireModeMt;
   riscvRequireNotVMtFn
                              requireNotVMt;
   riscvCheckLegalRMMtFn
                              checkLegalRMMt;
   riscvMorphTrapTVMFn
                              morphTrapTVM;
   riscvMorphVOpFn
                              morphVOp;
    // from riscvCSR.h
   riscvNewCSRFn
                              newCSR;
    riscvHPMAccessValidFn
                              hpmAccessValid;
    // from riscvVM.h
   riscvMapAddressFn
                              mapAddress;
   riscvUnmapPMPRegionFn
                              unmapPMPRegion;
   riscvUpdateLdStDomainFn updateLdStDomain;
   riscvNewTLBEntryFn newTLBEntry;
riscvFreeTLBEntryFn freeTLBEntry
                              freeTLBEntry;
} riscvModelCB;
```

Following subsections describe each interface function.

13.1 Function registerExtCB

```
#define RISCV_REGISTER_EXT_CB_FN(_NAME) void _NAME( \
    riscvP     riscv, \
    riscvExtCBP extCB, \
    Uns32     id \
)
typedef RISCV_REGISTER_EXT_CB_FN((*riscvRegisterExtCBFn));

typedef struct riscvModelCBS {
    riscvRegisterExtCBFn     registerExtCB;
} riscvModelCB;
```

Description

This interface function is called from the extension object constructor to register that extension object with the base model. It requires the RISC-V processor, an object of type riscvextcbp and an identifier as arguments. The identifier must be a unique index among all extensions added to the RISC-V processor.

The riscvextcbp object should be pointer to a field of type riscvextcb that is declared in the extension vmiosobject structure. The riscvextcb is filled with callback functions and other information by the extension object constructor. These fields are used by the base model, primarily to notify the extension object of state changes in other events, and also to allow the extension object to modify some base model behavior.

Example

```
static VMIOS_CONSTRUCTOR_FN(addInstructionsConstructor) {
    riscvP riscv = (riscvP)processor;
    object->riscv = riscv;

    // prepare client data
    object->extCB.clientData = object;

    // register extension with base model using unique ID
    riscv->cb.registerExtCB(riscv, &object->extCB, EXTID_ADDINST);
}
```

Usage Context

Container or leaf level.

13.2 Function getExtClientData

Description

This interface function returns any extension object previously registered with the processor which has the given unique identifier.

Example

```
vmiosObjectP getExtObject(riscvP riscv) {
    vmiosObjectP object = riscv->cb.getExtClientData(riscv, EXT_ID);
    return object;
}
```

Usage Context

Container or leaf level.

13.3 Function getExtConfig

Description

This interface function returns any extension configuration object for the processor, given an extension unique identifier. The extension configuration holds any variant-specific information that may modify the behavior of an extension. The extension configuration is held with the standard configuration information for a variant.

Example

With configuration list:

In extension object:

```
static addCSRsConfigCP getExtConfig(riscvP riscv) {
    riscvExtConfigCP cfg = riscv->cb.getExtConfig(riscv, EXTID_ADDCSR);
    return cfg->userData;
}
```

See section 7 for a complete example.

Usage Context

Container or leaf level.

13.4 Function getXlenMode

Description

This interface function returns the currently-active XLEN.

Example

```
inline static Uns32 getXLenBits(riscvP riscv) {
    return riscv->cb.getXlenMode(riscv);
}
```

Usage Context

13.5 Function getXlenArch

Description

This interface function returns the processor architectural XLEN.

Example

```
inline static Uns32 getXLenArch(riscvP riscv) {
    return riscv->cb.getXlenArch(riscv);
}
```

Usage Context

13.6 Function getXRegName

Description

This interface function returns the name of a RISC-V GPR given its index.

Example

```
const char *getXRegName(riscvP riscv, Uns32 index) {
   return riscv->cb.getXRegName(index);
}
```

Usage Context

13.7 Function getFRegName

Description

This interface function returns the name of a RISC-V FPR given its index.

Example

```
const char *getFRegName(riscvP riscv, Uns32 index) {
   return riscv->cb.getFRegName(index);
}
```

Usage Context

13.8 Function getVRegName

Description

This interface function returns the name of a RISC-V vector register given its index.

Example

```
const char *getVRegName(riscvP riscv, Uns32 index) {
   return riscv->cb.getVRegName(index);
}
```

Usage Context

13.9 Function set TMode

```
#define RISCV_SET_TMODE_FN(_NAME) void _NAME(riscvP riscv, Bool enable)
typedef RISCV_SET_TMODE_FN((*riscvSetTModeFn));

typedef struct riscvModelCBS {
    riscvSetTModeFn setTMode;
} riscvModelCB;
```

Description

This interface function enables or disabled *transactional memory mode* for the processor. When processors with transactional memory are being modeled, some instructions behave differently when the mode is enabled. For example, loads and stores typically accumulate information in cache lines or other structures without committing the values to memory in transactional mode.

Enabling transactional memory mode causes JIT code translations to be stored in and used from *a separate code dictionary* while that mode is active. This means that different behaviors for the same instructions can be modeled without the inefficiency inherent in transactional memory behavior affecting non-transaction mode.

Note that implementation of transactional memory requires standard load/store instructions (and others) to be reimplemented in the extension object in the case that transactional mode is active. Contact Imperas for further advice about modeling such features.

Example

```
static void setTMode(riscvP riscv, Bool enable) {
    riscv->cb.setTMode(riscv, enable);
}
```

Usage Context

13.10 Function getTMode

Description

This interface function returns a Boolean indicating whether transactional memory mode is currently active. The function may be called at either run time or morph time (within the morph callback). See section 13.9 for more information.

Example

```
static Bool getTMode(riscvP riscv) {
    return riscv->cb.getTMode(riscv);
}
```

Usage Context

13.11 Function getDataEndian

Description

This interface function returns the active endianness for loads and stores in the given processor mode. Usually, RISC-V processors used little-endian order for loads and stores, but this is configurable.

Example

```
static memEndian getDataEndian(riscvP riscv, riscvMode mode) {
    return riscv->cb.getDataEndian(riscv, mode);
}
```

Usage Context

13.12 Function readCSR

Description

This interface function returns the current value of a CSR, given its index number. The value returned can be either from the base model or from a CSR implemented in an extension object.

Example

```
static Uns64 readCSR(riscvP riscv, Uns32 csrNum) {
    return riscv->cb.readCSR(riscv, csrNum);
}
```

Usage Context

13.13 Function writeCSR

Description

This interface function writes a new value to a CSR, given its index number. The CSR updated can be implemented either in the base model or in an extension object.

Example

```
static void writeCSR(riscvP riscv, Uns32 csrNum, Uns64 newValue) {
    riscv->cb.writeCSR(riscv, csrNum, newValue);
}
```

Usage Context

13.14 Function readBaseCSR

Description

This interface function returns the current value of a CSR, given its riscvCSRId identifier (not the CSR number). The CSR read will be that in the base model, disregarding any extension object redefinition. This function is useful when an extension object wishes to add fields into a standard CSR, retaining the behavior of the standard fields. In this case, the extension can install a replacement for the standard CSR, handle the new fields itself and merge in standard fields using readBaseCSR and writeBaseCSR.

Example

```
inline static Uns64 baseR(riscvP riscv, riscvCSRId id) {
    return riscv->cb.readBaseCSR(riscv, id);
}
```

Usage Context

13.15 Function writeBaseCSR

Description

This interface function writes the current value of a CSR, given its riscvCSRId identifier (not the CSR number). The CSR written will be that in the base model, disregarding any extension object redefinition. This function is useful when an extension object wishes to add fields into a standard CSR, retaining the behavior of the standard fields. In this case, the extension can install a replacement for the standard CSR, handle the new fields itself and merge in standard fields using readBaseCSR and writeBaseCSR.

Example

```
inline static void baseW(riscvP riscv, riscvCSRId id, Uns64 newValue) {
    riscv->cb.writeBaseCSR(riscv, id, newValue);
}
```

Usage Context

13.16 Function halt

Description

This interface function causes the given hart to halt, for a reason given by the riscvDisableReason enumerated type:

```
typedef enum riscvDisableReasonE {

   RVD_ACTIVE = 0x0, // processor running
   RVD_WFI = 0x1, // processor halted in WFI
   RVD_RESET = 0x2, // processor halted in reset
   RVD_DEBUG = 0x4, // processor halted for debug
   RVD_CUSTOMI = 0x8, // processor halted for interruptible custom reason
};
```

The reason can be for WFI, in reset state or in debug mode, or for a custom reason. The hart will remain halted until a subsequent call to the restart function or a reset or other interrupt event.

Example

```
static void ceaseHart(riscvP riscv) {
    riscv->cb.halt(riscv, RVD_RESET);
}
```

Usage Context

13.17 Function restart

Description

This interface function causes the given hart to restart, for the reason given by the riscvDisableReason enumerated type:

```
typedef enum riscvDisableReasonE {

   RVD_ACTIVE = 0x0, // processor running
   RVD_WFI = 0x1, // processor halted in WFI
   RVD_RESET = 0x2, // processor halted in reset
   RVD_DEBUG = 0x4, // processor halted for debug
   RVD_CUSTOMI = 0x8, // processor halted for interruptible custom reason
};
```

The reason can be for WFI, in reset state or in debug mode, or for a custom reason. The function has no effect if the hart is not halted for the given reason.

Example

```
RISCV_LRSC_ABORT_FN(custLRSCAbort) {
    if(riscv->disable & RVD_CUSTOMI) {
        riscv->cb.restart(riscv, RVD_CUSTOMI);
    }
}
```

Usage Context

13.18 Function updateInterrupt

```
#define RISCV_UPDATE_INTERRUPT_FN(_NAME) void _NAME(\
    riscvP riscv, \
    Uns32 index, \
    Bool newValue \
)
typedef RISCV_UPDATE_INTERRUPT_FN((*riscvUpdateInterruptFn));

typedef struct riscvModelCBS {
    riscvUpdateInterruptFn updateInterrupt;
} riscvModelCB;
```

Description

This interface function updates the value of the indexed interrupt, as seen in the in the mip CSR. For example, to raise the M-mode software interrupt, index would be 3 and newValue 1.

Example

```
inline static void updateStandardInterrupt(
    vmiosObjectP object,
    Uns32    index,
    Bool    newValue
) {
    riscvP riscv = object->riscv;
    riscv->cb.updateInterrupt(riscv, index, newValue);
}
```

Usage Context

13.19 Function updateDisable

Description

This interface function disables the indexed interrupt. For example, to disable the M-mode software interrupt, index would be 3 and newValue 1.

Example

```
inline static void disableStandardInterrupt(
    vmiosObjectP object,
    Uns32    index,
    Bool    newValue
) {
    riscvP riscv = object->riscv;
    riscv->cb.disableInterrupt(riscv, index, newValue);
}
```

Usage Context

13.20 Function testInterrupt

```
#define RISCV_TEST_INTERRUPT_FN(_NAME) void _NAME(riscvP riscv)
typedef RISCV_TEST_INTERRUPT_FN((*riscvTestInterruptFn));

typedef struct riscvModelCBS {
   riscvTestInterruptFn testInterrupt;
} riscvModelCB;
```

Description

This interface function causes the base model to check for any pending interrupts. It should be called when an extension library has performed some action that might cause a pending interrupt to be activated (for example, pending it, or unmasking it when already pending).

Example

```
static void testInterrupt(riscvP riscv) {
    riscv->cb.testInterrupt(riscv);
}
```

Usage Context

13.21 Function illegalInstruction

```
#define RISCV_ILLEGAL_INSTRUCTION_FN(_NAME) void _NAME(riscvP riscv)
typedef RISCV_ILLEGAL_INSTRUCTION_FN((*riscvIllegalInstructionFn));

typedef struct riscvModelCBS {
    riscvIllegalInstructionFn illegalInstruction;
} riscvModelCB;
```

Description

This interface function causes the base model to take an Illegal Instruction trap immediately.

Example

```
static void illegalInstruction(riscvP riscv) {
    riscv->cb.illegalInstruction(riscv);
}
```

Usage Context

13.22 Function illegalVerbose

Description

This interface function causes the base model to take an Illegal Instruction trap immediately, for a verbose reason indicated by the reason string.

Example

```
static void illegalVerbose(riscvP riscv) {
    riscv->cb.illegalVerbose(riscv);
}
```

Usage Context

13.23 Function virtualInstruction

```
#define RISCV_ILLEGAL_INSTRUCTION_FN(_NAME) void _NAME(riscvP riscv)
typedef RISCV_ILLEGAL_INSTRUCTION_FN((*riscvIllegalInstructionFn));

typedef struct riscvModelCBS {
    riscvIllegalInstructionFn virtualInstruction;
} riscvModelCB;
```

Description

This interface function causes the base model to take a Virtual Instruction trap immediately. It should be used only on processors that implement the Hypervisor extension.

Example

```
static void virtualInstruction(riscvP riscv) {
    riscv->cb.virtualInstruction(riscv);
}
```

Usage Context

13.24 Function virtual Verbose

Description

This interface function causes the base model to take a Virtual Instruction trap immediately, for a verbose reason indicated by the reason string. It should be used only on processors that implement the Hypervisor extension.

Example

```
static void virtualVerbose(riscvP riscv) {
    riscv->cb.virtualVerbose(riscv);
}
```

Usage Context

13.25 Function illegalCustom

Description

This interface function causes the base model to take a custom trap immediately, for a verbose reason indicated by the reason string. The exception passed as the exception argument can be either a standard exception or any other index number corresponding to a custom exception. The xtval CSR is updated in the same way as for a standard Illegal Instruction exception; that it, it will either be set to zero or to the opcode of the failing instruction, depending on the value of the tval_ii_code and tval_zero configuration options.

Example

```
static void illegalCustom(
    vmiosObjectP    object,
    riscvException exception,
    const char *reason
) {
    riscvP riscv = object->riscv;
    riscv->cb.illegalCustom(riscv, exception, reason);
}
```

Usage Context

13.26 Function takeException

Description

This interface function causes the base model to take an exception immediately. The exception passed as the exception argument can be either a standard exception or any other index number corresponding to a custom exception. The tval argument provides a value that is reported in the corresponding xtval CSR.

Example

```
static void takeExcept24(riscvP riscv) {
    riscv->cb.takeException(riscv, EXT_E_EXCEPT24, 0);
}
```

Usage Context

13.27 Function takeReset

Description

This interface function causes the base model to take a reset immediately.

Example

```
static void takeReset(riscvP riscv) {
    riscv->cb.takeReset(riscv);
}
```

Usage Context

13.28 Function fetchInstruction

Description

This interface function is used to decode a RISC-V instruction that conforms to a standard pattern, extracting information such as registers and constant values into the given riscvExtMorphState structure. See section 6 for a detailed example, and section 12 for more information about the available instruction patterns.

Example

Usage Context

13.29 Function disassInstruction

Description

This interface function is used to disassemble a RISC-V instruction using a standard format string, using information about registers and constant values previously extracted by interface function fetchInstruction. See section 6 for a detailed example, and section 12 for more information about the available instruction patterns.

Example

Usage Context

13.30 Function instructionEnabled

Description

This function must be called at morph time (from within the extension object morphcb).

This interface function is used to validate the legality of an instruction with respect to RISC-V feature letters (A-Z). The feature requirements for this instruction are passed as the requiredvariant argument; for example, if an instruction requires single-precision floating point to be enabled, the value ISA_F should be passed. Any required XLEN can also be specified; for example, ISA_F | RV64 encodes a requirement for enabled floating point and XLEN of 64.

The function returns a Boolean indicating if the architectural constraint is satisfied. If it is not satisfied, the interface function emits code to cause an Illegal Instruction trap to be taken.

Example

```
static Bool instructionEnabled(riscvP riscv, riscvArchitecture riscvVariants) {
   return riscv->cb.instructionEnabled(riscv, riscvVariants);
}
```

Usage Context

13.31 Function morphExternal

Description

This function must be called at morph time (from within the extension object morphcb).

This interface function is used to emit translated code for an instruction implemented by an extension object, assuming that the instruction details have been decoded into a structure of type riscvextMorphState by a previous call to the fetchInstruction interface function. The opaque argument should be passed down from the morphCB parameter of the same name. If the disableReason argument is non-NULL, code to cause an Illegal Instruction trap will be emitted and this reason printed in verbose mode. If the disableReason argument is NULL, the function state.attrs->morph (defined by the extension object) will be called to emit translated code for the instruction.

See section 6 for a detailed example.

Example

Usage Context

13.32 Function morphIllegal

Description

This function must be called at morph time (from within the extension object morphcb).

This interface function is used to emit code to cause an Illegal Instruction exception, printing the given reason string in verbose mode.

Example

```
static void morphIllegal(riscvP riscv, const char *reason) {
   return riscv->cb.morphIllegal(riscv, reason);
}
```

Usage Context

13.33 Function morphVirtual

Description

This function must be called at morph time (from within the extension object morphcb).

This interface function is used to emit code to cause a Virtual Instruction exception, printing the given reason string in verbose mode. It should be used only on processors that implement the Hypervisor extension.

Example

```
static void morphVirtual(riscvP riscv, const char *reason) {
   return riscv->cb.morphVirtual(riscv, reason);
}
```

Usage Context

13.34 Function getVMIReg

Description

This function must be called at morph time (from within the extension object morphcb).

This interface function is used to convert a RISC-V register description (of type riscvRegDesc) to a VMI register description. The RISC-V register description will typically be extracted from a structure of type riscvExtMorphState filled by a previous call to the fetchInstruction interface function.

The VMI register description can then be used to specify instruction functional details using the VMI Morph Time Function API. See section 6 for a detailed example.

Example

```
inline static vmiReg getVMIReg(riscvP riscv, riscvRegDesc r) {
    return riscv->cb.getVMIReg(riscv, r);
}
```

Usage Context

13.35 Function getVMIRegFS

Description

This function must be called at morph time (from within the extension object morphcb).

This interface function is used to convert a RISC-V register description (of type riscvRegDesc) to a VMI register description. The RISC-V register description will typically be extracted from a structure of type riscvExtMorphState filled by a previous call to the fetchInstruction interface function. The function must be used when the register being converted is potentially an FPR that is *narrower than FLEN* (for example, a single-precision source on a machine that supports double-precision). The function emits code to validate that the source value is correctly NaN-boxed, composing the resultant value in the tmp temporary, which is then returned. If the register does not require a NaN box test, a vmiReg object representing the register value in the processor structure is returned.

The VMI register description can then be used to specify instruction functional details using the VMI Morph Time Function API.

Example

```
inline static vmiReg getVMIRegFS(riscvP riscv, riscvRegDesc r, vmiReg tmp) {
    return riscv->cb.getVMIRegFS(riscv, r, tmp);
}
```

Usage Context

13.36 Function writeRegSize

```
#define RISCV_WRITE_REG_SIZE_FN(_NAME) void _NAME( \
    riscvP     riscv,  \
    riscvRegDesc r,  \
    Uns32     srcBits,  \
    Bool     signExtend \
)
typedef RISCV_WRITE_REG_SIZE_FN((*riscvWriteRegSizeFn));

typedef struct riscvModelCBS {
    riscvWriteRegSizeFn     writeRegSize;
} riscvModelCB;
```

Description

This function must be called at morph time (from within the extension object morphcb).

When a result of size srcBits has been written into the VMI register equivalent to register r, this function is called to handle any required extension of that value from size srcBits to the architectural width of register r. Argument signExtend indicates whether the value is sign-extended (if True) or zero-extended (if False). See section 6 for a detailed example.

Example

```
inline static void writeRegSize(
    riscvP     riscv,
    riscvRegDesc r,
    Uns32     srcBits,
    Bool     signExtend
) {
    riscv->cb.writeRegSize(riscv, r, srcBits, signExtend);
}
```

Usage Context

13.37 Function writeReg

Description

This function must be called at morph time (from within the extension object morphcb).

When a result of the bit size encoded in the description of register r has been written into the VMI register equivalent to that register, this function is called to handle any required extension of that value from the encoded register size to the architectural width of register r. Argument signExtend indicates whether the value is sign-extended (if True) or zero-extended (if False).

This is equivalent to:

```
riscv->cb.writeRegSize(riscv, r, getRBits(r), signExtend);
```

Example

```
inline static void writeReg(riscvP riscv, riscvRegDesc r) {
    riscv->cb.writeReg(riscv, r, True);
}
```

Usage Context

13.38 Function getFPFlagsMt

Description

This function must be called at morph time (from within the extension object morphcb).

When an extension object implements instructions that update floating point flag state, this function must be used to obtain a vmiReg descriptor for the standard RISC-V fflags CSR. The returned vmiReg register should then be used as the flags argument of any floating point VMI primitives used to implement that instruction.

Example

```
inline static vmiReg riscvGetFPFlagsMT(riscvP riscv) {
   return riscv->cb.getFPFlagsMt(riscv);
}
```

Usage Context

13.39 Function getDataEndianMt

Description

This function must be called at morph time (from within the extension object morphcb).

This interface function returns the active endianness for loads and stores when translating an instruction. The function ensures that any JIT-compiled code generated is used only when the endianness matches, meaning that the returned endianness can be assumed to be constant by the JIT translation routine in the extension object.

Example

```
inline static memEndian getDataEndian(riscvP riscv) {
   return riscv->cb.getDataEndianMt(riscv);
}
```

Usage Context

13.40 Function loadMT

```
#define RISCV_LOAD_MT_FN(_NAME) void _NAME( \
   riscvP
                    riscv,
   vmiReg
                    rd,
   Uns32
                    rdBits,
   vmiReg
                   ra,
                  memBits,
   Uns32
Uns64
                    offset,
   riscvExtLdStAttrs attrs
typedef RISCV_LOAD_MT_FN((*riscvLoadMtFn))
typedef struct riscvModelCBS {
   riscvLoadMtFn
                            loadMt.;
} riscvModelCB;
```

Description

This function must be called at morph time (from within the extension object morphcB).

This interface function emits JIT code to perform a load of memBits wide data from the address ra+offset. The loaded value is extended to rdBits wide and written to register rd. Other attributes of the load are defined by the attrs parameter, which is defined in riscvModelCallbackTypes.h as follows:

Fields in this structure are as follows:

constraint: this bitfield enumeration specifies constraints for the memory access. For the RISC-V model, these values are significant:

```
MEM_CONSTRAINT_ALIGNED: whether the access must be aligned; MEM_CONSTRAINT_USER1: whether the access is atomic.
```

sextend: this Boolean value indicates whether the loaded value must be sign-extended to rdBits width, if it is smaller. If False, the value is zero-extended.

isVirtual: this Boolean value indicates whether the load is a result of an instruction like HLV or HLVX, requiring access to guest virtual address space (only ever True when Hypervisor mode is implemented).

isCode: this Boolean value indicates whether the load is a result of an instruction like HLVX, where the load should be treated as if it was a fetch.

When this function is used, any Trigger Module triggers sensitive to the specified access will fire if required, and the load will also comply with any transactional memory model installed by the extension - this will not be the case if more fundamental VMI primitives such as vmimtloadRRO are used instead.

Example

Usage Context

13.41 Function storeMT

Description

This function must be called at morph time (from within the extension object morphcb).

This interface function emits JIT code to perform a store of memBits wide data to address ra+offset. The stored value is memBits wide and sourced from register rs. Other attributes of the load are defined by the attrs parameter, which is defined in riscvModelCallbackTypes.h as follows:

Relevant fields in this structure for a store are as follows:

constraint: this bitfield enumeration specifies constraints for the memory access. For the RISC-V model, these values are significant:

```
MEM_CONSTRAINT_ALIGNED: whether the access must be aligned; MEM_CONSTRAINT_USER1: whether the access is atomic.
```

isVirtual: this Boolean value indicates whether the store is a result of an instruction like HSV, requiring access to guest virtual address space (only ever True when Hypervisor mode is implemented).

When this function is used, any Trigger Module triggers sensitive to the specified access will fire if required, and the store will also comply with any transactional memory model installed by the extension - this will not be the case if more fundamental VMI primitives such as vmimtStorerro are used instead.

Example

```
riscvP riscv = state->riscv;
Uns32 memBits = state->info.memBits;
Uns64 offset = state->info.cl;
riscvExtLdStAttrs attrs = {constraint : constraint};
riscv->cb.storeMt(riscv, rs, ra, memBits, offset, attrs);
}
```

Usage Context

13.42 Function requireModeMt

```
#define RISCV_REQUIRE_MODE_MT_FN(_NAME) Bool _NAME( \
    riscvP    riscv, \
    riscvMode mode \
)
typedef RISCV_REQUIRE_MODE_MT_FN((*riscvRequireModeMtFn));
```

Description

This function must be called at morph time (from within the extension object morphcb).

This interface function validates that the current processor mode is at least the given mode and emits code to generate either an Illegal Instruction or Virtual Instruction exception if not. If the required mode is Machine mode, or the processor is not currently in Virtual Supervisor or Virtual User mode, then an Illegal Instruction exception is taken; otherwise, a Virtual Instruction exception is taken.

The return value is True if the processor is executing in a sufficiently high privilege mode and False if not.

Example

```
inline static Bool requireModeMT(riscvP riscv, riscvMode required) {
    return riscv->cb.requireModeMt(riscv, required);
}
```

Usage Context

13.43 Function requireNotVMt

```
#define RISCV_REQUIRE_NOT_V_MT_FN(_NAME) Bool _NAME(riscvP riscv)
typedef RISCV_REQUIRE_NOT_V_MT_FN((*riscvRequireNotVMtFn));
```

Description

This function must be called at morph time (from within the extension object morphcb).

This interface function validates that the current processor mode is not a virtual mode; if it is, code to take a Virtual Instruction exception is emitted.

The return value is True if the processor is executing in a non-virtual mode and False if not.

Example

```
inline static Bool requireNonVirtual(riscvP riscv) {
   return riscv->cb.requireNotVMt(riscv);
}
```

Usage Context

13.44 Function checkLegalRMMt

Description

This function must be called at morph time (from within the extension object morphcb).

Given a rounding mode of type riscvRMDesc (typically extracted from a structure of type riscvExtMorphState filled by a previous call to the fetchInstruction interface function), this interface function inserts code to check legality of the rounding mode and take an Illegal Instruction trap if it is invalid. The Boolean return code indicates whether the rounding mode should be assumed to be valid by the calling extension object function.

Example

```
inline static Bool emitCheckLegalRM(riscvP riscv, riscvRMDesc rm) {
    return riscv->cb.checkLegalRMMt(riscv, rm);
}
```

Usage Context

13.45 Function morphTrapTVM

Description

This function must be called at morph time (from within the extension object morphcb).

This interface function is used to emit a trap when mstatus. TVM=1 when executing in Supervisor mode.

Example

```
static void morphTrapTVM(riscvP riscv) {
    return riscv->cb.morphTrapTVM(riscv);
}
```

Usage Context

13.46 Function morphVOp

Description

This function must be called at morph time (from within the extension object morphcb).

This interface function is used to create a *vector extension custom operation* in an extension object, according to the standard patterns implemented in the base model. The arguments are as follows:

```
1. riscv:
                 the current processor.
2. thisPC:
                 the current instruction address.
3. ro:
                 first register operand.
4. r1:
                 second register operand.
5. r3:
                 third register operand.
6. mask:
                 vector mask.
7. shape:
                 vector operation shape (of type riscvVShape, described below).
8. externalCB: function of type riscvVExternalFn, implementing one operation.
9. userData:
                 extension-specific context information.
```

Given an instruction previously decoded into a structure of type riscvExtMorphState filled by a previous call to the fetchInstruction interface function, most of these parameters can be extracted directly from fields in this structure, as shown in the example at the end of this section.

The shape argument describes the pattern of vector operation, as follows:

```
RVVW_V1I_V1I_V1I_LD,
                                                                                              // vector load operations
            RVVW_V1I_V1I_V1I_ST, // vector store operations RVVW_V1I_V1I_V1I_SAT, // saturating result
            RVVW_V1I_V1I_V1I_SAT, // saturating result
RVVW_V1I_V1I_V1I_VXRM, // uses vxrm
          RVVW_V1I_V1I_SEW8, // uses SEW8
RVVW_V1I_S1I_V1I, // srcl is scalar
RVVW_S1I_V1I_V1I, // Vd is scalar
RVVW_P1I_V1I_V1I, // Vd is predicate
RVVW_S1I_V1I_V1I, // Vd and src2 are scalar
RVVW_V1I_V1I_V1I_CIN, // mask is carry-in (VADC etc)
RVVW_P1I_V1I_CIN, // wask is carry-in (VADC etc)
RVVW_P1I_V1I_CIN, // Vd is predicate, mask is carry-in (VMADC etc)
RVVW_S2I_V1I_S2I, // 2*SEW = SEW op 2*SEW, Vd and src2 are scalar
RVVW_V1I_V2I_V1I, // SEW = 2*SEW op SEW
RVVW_V1I_V2I_V1I_SAT, // SEW = 2*SEW op SEW, saturating result
RVVW_V2I_V1I_V1I_IW, // 2*SEW = SEW op SEW, implicit widening
RVVW_V2I_V1I_V1I_SAT, // 2*SEW = SEW op SEW, saturating result
RVVW_V2I_V1I_V1I_SAT, // 2*SEW = SEW op SEW, saturating result
RVVW_V4I_V1I_V1I, // 4*SEW = SEW op SEW
RVVW_V2I_V1I_V1I, // 4*SEW = SEW op SEW
RVVW_V2I_V2I_V1I, // 2*SEW = SEW op SEW
            RVVW_V1I_V1I_V1I_SEW8, // uses SEW8
          // FLOATING POINT ARGUMENTS

RVVW_V1F_V1F_V1F, // SEW = SEW op SEW

RVVW_V1F_S1F_V1F, // src1 is scalar

RVVW_S1F_V1I_V1I, // Vd is scalar

RVVW_P1I_V1F_V1F, // Vd is predicate

RVVW_S1F_V1F_S1F, // Vd and src2 are scalar

RVVW_S2F_V1F_S2F, // 2*SEW = SEW op 2*SEW, Vd and src2 are scalar

RVVW_V1F_V2F_V1F_IW, // SEW = 2*SEW op SEW, implicit widening

RVVW_V2F_V1F_V1F_IW, // 2*SEW = SEW op SEW, implicit widening

RVVW_V2F_V1F_V1F, // 2*SEW = SEW op SEW

RVVW_V2F_V1F_V1F, // 2*SEW = SEW op SEW
           // MASK ARGUMENTS
            RVVW_P1I_P1I_P1I, // SEW = SEW op SEW
RVVW_V1I_P1I_P1I, // SEW = SEW op SEW
                                                                                            // SLIDING ARGUMENTS
            RVVW_V1I_V1I_V1I_GR, // SEW, VRGATHER instructions
            RVVW_V1I_V1I_V1I_UP, // SEW, VSLIDEUP instructions
RVVW_V1I_V1I_V1I_DN, // SEW, VSLIDEDOWN instructions
RVVW_V1I_V1I_V1I_CMP, // SEW, VCOMPRESS instruction
             RVVW_LAST
                                                                                                // KEEP LAST: for sizing
} riscvVShape;
```

These shapes correspond to all standard vector instructions. Most extension instructions are likely to be of types RVVW_V1I_V1I_V1I or RVVW_V1F_V1F_V1F (i.e. same-width binary integer and floating point operations, respectively).

The morphvop interface function automatically handles standard Vector Extension features such as element iteration, masking, and emitting Illegal Instruction exceptions if the Vector Extension is disabled. The extension object is required only to supply a callback function of type riscvVExternalFn to implement the vector operation for a single element:

The callback function takes four arguments:

- 1. The current processor;
- 2. The userData pointer originally passed as the final argument to the morphVOp interface function;
- 3. An array of vmiReg objects for each register argument to the element operation;
- 4. The current selected element width (SEW).

Example

The following code snippet shows how a simple custom widening instruction that extends a BFLOAT16 value to a single-precision value might be implemented:

```
// Per-element callback for VFWCVT.S.BF16
static RISCV_VEXTERNAL_FN(emitVFWCVT_S_BF16CB) {
   vmiReg r0L = r[0];
   vmiReg r0H = VMI_REG_DELTA(r[0], 2);
   // move result to high part of register
   vmimtMoveRR(16, r0H, r[1]);
   vmimtMoveRC(16, r0L, 0);
// Emit VFWCVT.S.BF16
static void emitVFWCVT_S_BF16(
  riscvP riscv,
   riscvExtMorphStateP state
   riscv->cb.morphVOp(
       riscv,
       state->thisPC,
       state->r[0],
       state->r[1],
       state->r[2],
       state->mask,
       RVVW_V2F_V1I,
       emitVFWCVT_S_BF16CB,
       state
```

Usage Context

13.47 Function newCSR

Description

Given a template CSR, this function registers that CSR with the base model. It should always be called from the extension object constructor. See section 7 for a detailed description and extended example.

Example

```
static void csrInit(vmiosObjectP object) {
    riscvP    riscv = object->riscv;
    extCSRId id;

    for(id=0; id<XCSR_ID(LAST); id++) {
        extCSRAttrsCP    src = &csrs[id];
        riscvCSRAttrs *dst = &object->csrs[id];

        riscv->cb.newCSR(dst, &src->baseAttrs, riscv, object);
    }
}
```

Usage Context

13.48 Function hpmAccessValid

Description

Access to performance counter CRSs is controlled by number of other registers (mcounteren, scounteren and, if Hypervisor mode is implemented, hcounteren). This function implements the logic of that control and returns a Boolean indicating whether access to a performance counter register defined by the attrs argument is legal in the current processor mode. It is useful when implementing custom performance counter CSRs in a derived model.

Example

```
static RISCV_CSR_READFN(mtimeR) {
    vmiosObjectP object = attrs->object;
    Uns64     result = 0;

    if(riscv->artifactAccess) {
        // no action
    } else if(!riscv->cb.hpmAccessValid(attrs, riscv)) {
        // invalid access, standard exception
    } else {
        customTimeException(object);
    }

    return result;
}
```

Usage Context

13.49 Function mapAddress

Description

This function can be called by a derived model to attempt to establish a memory mapping for the given address and access size (bytes) in the given memory domain object, which must be one of the domains corresponding to an address space for the processor. The function returns True if the mapping was *unsuccessful* because a virtual memory address mapping failure and False otherwise. The function also establishes any permission restrictions implied by PMP/PMA regions (if implemented). The attrs parameter controls whether a mapping failure causes the processor to take an exception.

This function is usually called from within rdSnapCB or wrSnapCB callbacks to implement alignment checks.

Example

```
static memPriv getDomainPrivileges(
    riscvP     riscv,
    memDomainP domain,
    Uns64    address,
    memPriv    priv
) {
    memPriv mappedPriv = vmirtGetDomainPrivileges(domain, address);

    // if no privilege is set, try mapping memory and get privilege again
    if(!mappedPriv) {
        riscv->cb.mapAddress(riscv, domain, priv, address, 1, MEM_AA_FALSE);
        mappedPriv = vmirtGetDomainPrivileges(domain, address);
    }

    return mappedPriv;
}
```

Usage Context

13.50 Function unmapPMPRegion

Description

This function can be called by a derived model to force the indexed PMP region to be be unmapped by the base model. This may be required if the derived model enhances the default permissions applied by the base model (for example, with supplementary custom CSRs).

Example

```
static void unmapPMPRegion (riscvP riscv, Uns32 regionIndex) {
    riscv->cb.unmapPMPRegion(riscv, regionIndex);
}
```

Usage Context

13.51 Function updateLdStDomain

Description

Some CSR settings affect the access mode for load and store instructions in Machine mode. For example, mstatus.MPRV=1 can cause load and store instructions to be executed in Supervisor or User modes instead of Machine mode.

This feature of the RISC-V architecture is implemented in the model by modifying the *memory domain* to which loads and stores are routed. This function causes the current memory domain to be refreshed so that it is valid for the current CSR settings. It should be called after any CSR update that affects Machine mode loads and stores in this way.

Example

```
static void updateLdStDomain(riscvP riscv) {
    riscv->cb.updateLdStDomain(riscv);
}
```

Usage Context

13.52 Function newTLBEntry

Description

One RISC-V implementation choice is to implement virtual memory TLB updates using a trap to a Machine mode handler. In this case, memory mappings will typically be modified by writes to custom CSRs, or a similar mechanism.

This function is used to create a new mapping using a custom instruction. The TLB that is affected is specified by the tlbid enumeration:

(RISCV_TLB_VS1 and RISCV_TLB_VS2 TLBs should only be used for processors that implement the Hypervisor extension.)

The mapping to create is described by the mapping parameter, which is of type riscvExtVMMapping:

Most entries correspond to fields of the same name in the RISC-V Privileged Architecture description. The entry1d field is for application use, to identify a TLB entry uniquely in a TLB.

Example

```
static void installTLBEntry(riscvP riscv, custTLBEntryP entry) {
```

```
if(!entry->installed) {
    riscv->cb.newTLBEntry(
        riscv, entry->xatp, entry->mapping
    );
    entry->installed = True;
}
```

Usage Context

13.53 Function freeTLBEntry

Description

One RISC-V implementation choice is to implement virtual memory TLB updates using a trap to a Machine mode handler. In this case, memory mappings will typically be modified by writes to custom CSRs, or a similar mechanism.

This function is used to invalidate a mapping using a custom instruction. The TLB that is affected is specified by the tlbid enumeration:

(RISCV_TLB_VS1 and RISCV_TLB_VS2 TLBs should only be used for processors that implement the Hypervisor extension.)

The mapping to invalidate is described by the entryId parameter, which is an index number corresponding to the field of the same name when the entry was created – see section 13.52 for more information.

Example

```
static void uninstallTLBEntry(riscvP riscv, custTLBEntryP entry) {
   if(entry->installed) {
      riscv->cb.freeTLBEntry(
           riscv, entry->xatp, entry->mapping.entryId
      );
      VMI_ASSERT(!entry->installed, "TLB entry not uninstalled");
   }
}
```

Usage Context

14 Appendix: Extension Object Interface Functions

This appendix describes *interface functions* implemented by the *extension object* that allow the extension object to provide information to modify the behavior of the base model. All such interface functions are held in a structure of type riscvExtCBs, defined in file riscvModelCallbacks.h in the base model:

```
typedef struct riscvExtCBS {
     // link pointer and id (maintained by base model)
    riscvExtCBP
                                      next;
    Uns32
     // handle back to client data
                                     *clientData;
    // exception modification
    riscvRdWrFaultFn rdFaultCB;
riscvRdWrFaultFn wrFaultCB;
riscvRdWrSnapFn rdSnapCB;
riscvRdWrSnapFn wrSnapCB;
// exception actions
    riscvSuppressMemExceptFn suppressMemExcept;
    riscvTrapNotifierFn trapNotifi
    riscvTrapNotifierFn trapNotifier;
riscvTrapNotifierFn trapPreNotifier;
riscvTrapNotifierFn ERETNotifier;
riscvResetNotifierFn resetNotifier;
riscvFirstExceptionFn firstException;
    riscvGetInterruptPriFn getInterruptPri;
     // halt/restart actions
    riscvHRNotifierFn haltRestartNotifier;
riscvLRSCAbortFn LRSCAbortFn;
     // code generation actions
    riscvDerivedMorphFn preMorph;
riscvDerivedMorphFn postMorph;
riscvDerivedMorphFn AMOMorph;
     // transaction support actions
    riscvIASSwitchFn switchCB;
    riscvTLoadFn
                                      tLoad;
    riscvTStoreFn
                                    tStore;
     // physical memory actions
                                     installPhysMem;
    riscvPhysMemFn
     // PMP support actions
    riscvPMPPrivFn
                                      PMPPriv;
    // PMA check actions
riscvPMAEnableFn
                                      PMAEnable;
    riscvPMACheckFn
                                     PMACheck;
     // virtual memory actions
    riscvVMTrapFn VMTrap;
riscvValidPTEFn validPTE;
    riscvSetDomainNotifierFn setDomainNotifier;
    riscvFreeEntryNotifierFn freeEntryNotifier;
     // documentation
    riscvRestrictionsFn
                                   restrictionsCB;
} riscvExtCBtype;
```

A structure of this type should be defined within the vmiosObject structure of the extension. Fields within the structure can either be initialized in the extension object constructor (to modify the standard base model behavior) or left as NULL (to use base model behavior unchanged).

Fields next and id are used by the base model to chain together multiple extensions to a single processor and should not be directly modified by the extension object. Field clientData should be initialized with the vmiosObject pointer of the extension object, as shown in all examples described in this document. Other fields may be modified by the extension object constructor and are described in following subsections.

14.1 Function rdFaultCB

Description

This interface function is called from the base model when an unaligned *load* access is detected. The access is of size bytes at address address. The function should return True if the access should cause a Load Access Fault exception (code 5) and False if the access should cause a Load Address Misaligned exception (code 4).

Example

This example shows how to force all misaligned loads to be reported as access faults:

```
static RISCV_RD_WR_FAULT_FN(misalignedAccess) {
    return True;
}
static VMIOS_CONSTRUCTOR_FN(extConstructor) {
    . . . lines omitted . . .
    object->extCB.rdFaultCB = misalignedAccess;
    . . . lines omitted . . .
}
```

14.2 Function wrFaultCB

Description

This interface function is called from the base model when an unaligned *store* access is detected. The access is of size bytes at address address. The function should return True if the access should cause a Store/AMO Access Fault exception (code 7) and False if the access should cause a Store/AMO Address Misaligned exception (code 6).

Example

This example shows how to force all misaligned stores to be reported as access faults:

```
static RISCV_RD_WR_FAULT_FN(misalignedAccess) {
    return True;
}
static VMIOS_CONSTRUCTOR_FN(extConstructor) {
    . . . lines omitted . . .
    object->extCB.wrFaultCB = misalignedAccess;
    . . . lines omitted . . .
}
```

14.3 Function rdSnapCB

Description

This interface function is called from the base model when an unaligned *load* access is detected. The access is of size bytes at address address. The function can either allow the unaligned access to proceed normally (perhaps with data rotation) or return a code indicating that an exception should be taken. The required behavior is indicated by the Uns32 return code, whose value is constructed using the MEM_SNAP macro in vmiTypes.h. In practice, two return codes are likely to be required:

```
MEM_SNAP(1, 0): this indicates the unaligned access should proceed.

MEM_SNAP(0, 0): this indicates the unaligned access causes an exception.
```

Example

This example shows how unaligned accesses within a 64-byte cache line can be permitted, while unaligned accesses that straddle lines cause an exception:

```
//
// Get line index for address
//
inline static Uns32 getLine(Uns32 address) {
    return address/64;
}

//
// Unaligned accesses are allowed only within cache lines
//
static RISCV_RD_WR_SNAP_FN(snapCB) {
    Uns32 snap = MEM_SNAP(1, 0);
    if(getLine(address) != getLine(address+bytes-1)) {
        snap = MEM_SNAP(0, 0);
    }
    return snap;
}

static VMIOS_CONSTRUCTOR_FN(extConstructor) {
        . . . lines omitted . . .
        object->extCB.rdSnapCB = snapCB;
        . . . lines omitted . . .
}
```

14.4 Function wrSnapCB

Description

This interface function is called from the base model when an unaligned *store* access is detected. The access is of size bytes at address address. The function can either allow the unaligned access to proceed normally (perhaps with data rotation) or return a code indicating that an exception should be taken. The required behavior is indicated by the Uns32 return code, whose value is constructed using the MEM_SNAP macro in vmiTypes.h. In practice, two return codes are likely to be required:

```
MEM_SNAP(1, 0): this indicates the unaligned access should proceed.
MEM_SNAP(0, 0): this indicates the unaligned access causes an exception.
```

Example

This example shows how unaligned accesses within a 64-byte cache line can be permitted, while unaligned accesses that straddle lines cause an exception:

```
//
// Get line index for address
//
inline static Uns32 getLine(Uns32 address) {
    return address/64;
}

//
// Unaligned accesses are allowed only within cache lines
//
static RISCV_RD_WR_SNAP_FN(snapCB) {
    Uns32 snap = MEM_SNAP(1, 0);
    if(getLine(address) != getLine(address+bytes-1)) {
        snap = MEM_SNAP(0, 0);
    }
    return snap;
}

static VMIOS_CONSTRUCTOR_FN(extConstructor) {
        . . . lines omitted . . .
        object->extCB.wrSnapCB = snapCB;
        . . . lines omitted . . .
}
```

14.5 Function suppressMemExcept

Description

This interface function is called from the base model when a memory exception is about to be taken. It gives the extension library an opportunity to suppress that exception if required. Argument exception specifies the exception that is about to be taken.

Example

This example shows how memory exceptions can be suppressed, and a sticky bit set instead, in a custom extension CSR mecsr:

```
static RISCV_SUPPRESS_MEM_EXCEPT_FN(suppressMemExcept) {
   vmiosObjectP object = clientData;
            suppress = False;
   Bool
   switch(exception) {
       case riscv_E_LoadAddressMisaligned:
        case riscv_E_LoadAccessFault:
       case riscv_E_LoadPageFault:
           if(RD_XCSR_FIELD(object, mecsr, REDIS)) {
               suppress = True;
               WR_XCSR_FIELD(object, mecsr, RES, 1);
           break;
       case riscv_E_StoreAMOAddressMisaligned:
       case riscv_E_StoreAMOAccessFault:
        case riscv_E_StoreAMOPageFault:
           if(RD_XCSR_FIELD(object, mecsr, WEDIS)) {
               suppress = True;
               WR_XCSR_FIELD(object, mecsr, WES, 1);
           break;
       default:
           break;
   return suppress;
static VMIOS_CONSTRUCTOR_FN(extConstructor) {
      . . lines omitted . . .
   object->extCB.suppressMemExcept = suppressMemExcept;
   . . . lines omitted . . .
```

14.6 Function customNMI

Description

This interface function is called from the base model when an NMI is to be taken, allowing the extension to define custom behavior for that exception. The return code indicates whether special NMI behavior has been performed; if False, the base model will handle the NMI in the normal way.

Example

This example shows how an extension could handle an NMI exception as a normal trap with custom cause:

```
static RISCV_CUSTOM_NMI_FN(customNMI) {
    riscv->cb.takeException(riscv, riscv_E_Interrupt+EXT_NMI, 0);
    return True;
}
static VMIOS_CONSTRUCTOR_FN(extConstructor) {
    . . . lines omitted . . .
    object->extCB.customNMI = customNMI;
    . . . lines omitted . . .
}
```

14.7 Function trapNotifier

Description

This interface function is called from the base model when a trap is taken. It gives the extension library the opportunity to modify trap behavior (perhaps by recording extra information about certain trap types).

Example

This example shows how an extension could record extra data in field subCause of a custom CSR mcustcause when a custom interrupt EXT_INT1 is taken:

14.8 Function trapPreNotifier

Description

This interface function is called from the base model when a trap is about to be taken. It gives the extension library the opportunity to save current model state before it is modified in the process of taking the trap.

Example

This example shows how an extension could save the current value of mstatus.MPP in a custom CSR field mcuststatus.SMPP before a custom interrupt EXT_INT1 is taken. This field is modified as part of the standard process of taking a trap.

14.9 Function ERETNotifier

Description

This interface function is called from the base model when a return from exception instruction is executed (MRET, SRET or URET). It gives the extension library the opportunity to modify exception return behavior (perhaps by restoring extra custom information).

Example

This example shows how the andes.ovpworld.org model uses this function to restore custom fields in the mxstatus CSR when returning to Machine mode:

```
static RISCV_TRAP_NOTIFIER_FN(ERETNotifier) {
    vmiosObjectP object = clientData;
    if(mode==RISCV_MODE_MACHINE) {
        // restore mxstatus fields when MRET is executed
            COPY_FIELD(object, mxstatus, PFT_EN, PPFT_EN);
            COPY_FIELD(object, mxstatus, IME, PIME);
            COPY_FIELD(object, mxstatus, DME, PDME);
    }
    // refresh all counter objects
    refreshCounters(object);
}

void andesCSRInit(vmiosObjectP object) {
            . . . lines omitted . . .
            object->extCB.ERETNotifier = ERETNotifier;
            . . . lines omitted . . .
}
```

14.10 Function resetNotifier

Description

This interface function is called from the base model when a reset is executed. It gives the extension library the opportunity to perform custom reset actions and also set standard CSR fields to implementation-defined values.

Example

This example shows how both a custom CSR and a standard CSR field can be reset:

```
static RISCV_RESET_NOTIFIER_FN(CSRReset) {
    vmiosObjectP object = clientData;

    // reset custom CSR
    WR_XCSR(object, custom1, 0);

    // reset standard CSR fields
    WR_CSR_FIELD(riscv, mstatus, TW, 1);
}

static VMIOS_CONSTRUCTOR_FN(extConstructor) {
        . . . lines omitted . . .
        object->extCB.resetNotifier = CSRReset;
        . . . lines omitted . . .
}
```

14.11 Function firstException

Description

This interface function returns the first member of a NULL-terminated list of custom exceptions implemented by an extension. The base model adds all exception descriptions in the list to the visible exceptions of the derived model.

Example

This example shows addition of a custom exception (EXCEPT24) to the base model:

```
#define EXT_EXCEPTION(_NAME, _DESC) {
    name:#_NAME, code:EXT_E_##_NAME, description:_DESC,
}

static const vmiExceptionInfo exceptions[] = {
    EXT_EXCEPTION (EXCEPT24, "Custom Exception 24"),
    {0}
};

static RISCV_FIRST_EXCEPTION_FN(firstException) {
    return exceptions;
}

static VMIOS_CONSTRUCTOR_FN(extConstructor) {
    . . . lines omitted . . .
    object->extCB.firstException = firstException;
    . . . lines omitted . . .
}
```

14.12 Function getInterruptPri

Description

This interface function returns the relative priority of an interrupt, or 0 if the default priority for that interrupt should be used. If non-zero, priorities are expressed relative to specified priorities of standard interrupts, as define by the riscvExceptionPriority enumeration.

Example

This example shows a function returning priorities for two custom interrupts, EXT_I_INT21 and EXT_I_INT22:

```
static RISCV_GET_INTERRUPT_PRI_FN(getInterruptPriority) {
    riscvExceptionPriority result = 0;

    if(intNum==EXT_I_INT21) {
        result = riscv_E_LocalPriority;
    } else if(intNum==EXT_I_INT22) {
        result = riscv_E_LocalPriority+1;
    }

    return result;
}

static VMIOS_CONSTRUCTOR_FN(extConstructor) {
        . . . lines omitted . . .
        object->extCB.getInterruptPri = getInterruptPriority;
        . . . lines omitted . . .
}
```

14.13 Function haltRestartNotifier

Description

This interface function is called when a processor transitions from running to halted state, or from halted to running state. It allows the extension object to perform any state changes required at this point (typically, to components like instruction counters).

Example

This example shows how this function is used in the andes.ovpworld.org model. In this model, when the processor transitions between running and halted states, counters need to be started and stopped:

```
static void refreshCounter(andesCounterP counter) {
                    riscv = object->riscv;
   andesCounterMode cmode = ACM_INACTIVE;
    // get raw counter mode
   if(counter->TYPE) {
        // no action
    } else if(counter->SEL==1) {
       cmode = ACM_CY;
   } else if(counter->SEL==2) {
       cmode = riscv->disable ? ACM_INACTIVE : ACM_IR;
     . . counter state modified based in cmode here . . .
static void refreshCounters(vmiosObjectP object) {
   andesCounterID id;
   for(id=0; id<AT_LAST; id++) {</pre>
        andesCounterP counter = &object->counters[id];
        if(counter->vmi) {
           refreshCounter(counter);
static RISCV_HR_NOTIFIER_FN(haltRestartNotifier) {
   refreshCounters(clientData);
static VMIOS_CONSTRUCTOR_FN(constructor) {
     . . lines omitted . . .
   object->extCB.haltRestartNotifier = haltRestartNotifier;
    . . . lines omitted . . .
```

14.14 Function LRSCAbortFn

Description

This interface function is called when an active LR/SC sequence is aborted (for example, because of a conflicting store by another processor). It allows the extension object to perform any state changes required at this point.

Example

This example shows how this function could be used to restart a processor that is halted for an implementation-defined reason when another processor in a multicore simulation causes an active LR/SC sequence to be aborted:

```
RISCV_LRSC_ABORT_FN(custLRSCAbort) {
    if(riscv->disable & RVD_CUSTOMI) {
        riscv->cb.restart(riscv, RVD_CUSTOMI);
    }
}
static VMIOS_CONSTRUCTOR_FN(extConstructor) {
        . . . lines omitted . . .
        object->extCB.LRSCAbortFn = custLRSCAbort;
        . . . lines omitted . . .
}
```

14.15 Function preMorph

Description

This interface function is called before an instruction is translated by the base model. It allows the extension object to emit code to perform an action that should be done before any standard instruction.

Example

This example shows how this function is used in the andes.ovpworld.org model. In this model, modeling hardware stack protection (HSP) requires that the current stack pointer is saved before each instruction executes so that it can be compared with the new value after the instruction:

```
void andesRecordSP(riscvP riscv, vmiosObjectP object) {
   if(!isHSPEnabledMT(riscv, object)) {
        // no action if feature is currently disabled
   } else {
        Uns32 bits
                      = andesGetXlenArch(riscv);
        vmiReg oldSPReg = andesObjectReg(object, RISCV_OBJ_REG(oldSP));
        // move current stack pointer to a temporary
        vmimtMoveRR(bits, oldSPReg, RISCV_GPR(RV_REG_X_SP));
   }
RISCV_DERIVED_MORPH_FN(andesPreMorph) {
   vmiosObjectP object = clientData;
   if(RD_ACSR_FIELD(object, mmsc_cfg, HSP)) {
       andesRecordSP(riscv, object);
static VMIOS_CONSTRUCTOR_FN(constructor) {
     . . lines omitted . . .
   object->extCB.preMorph
                                = andesPreMorph;
    . . . lines omitted . . .
```

14.16 Function postMorph

Description

This interface function is called after an instruction is translated by the base model. It allows the extension object to emit code to perform an action that should be done after any standard instruction.

Example

This example shows how this function is used in the andes.ovpworld.org model. In this model, modeling hardware stack protection (HSP) requires that the current stack pointer is checked after each instruction executes to detect illegal stack pointer changes:

```
static void doHSPCheck(riscvP riscv, vmiosObjectP object) {
   . . . check SP against base and limit, maybe take exception . . .
void andesCheckHSP(riscvP riscv, vmiosObjectP object) {
   if(!isHSPEnabledMT(riscv, object)) {
        // no action if feature is currently disabled
   } else if(riscv->writtenXMask & (1<<RV_REG_X_SP)) {</pre>
        // check is required only if the instruction updates SP
       vmimtArgProcessor();
       vmimtArgNatAddress(object);
       vmimtCallAttrs((vmiCallFn)doHSPCheck, VMCA_NA);
RISCV_DERIVED_MORPH_FN(andesPostMorph) {
   vmiosObjectP object = clientData;
   if(RD_ACSR_FIELD(object, mmsc_cfg, HSP)) {
       andesCheckHSP(riscv, object);
static VMIOS_CONSTRUCTOR_FN(constructor) {
    . . . lines omitted . . .
   object->extCB.postMorph
                                = andesPostMorph;
   . . . lines omitted . . .
```

14.17 Function AMOMorph

Description

This interface function is called once permission checks have been performed for an atomic memory access (AMO) instruction, but before any of the accesses specified for that instruction have been performed. It allows the extension object to emit code to modify the behavior of the AMO instruction if required.

Example

This example shows how this function can be used to cause all AMO instructions to take a custom exception if the permission checks succeed. The effect will be that AMO instructions preferentially take any access exceptions implied by their behavior, and then, if there are no exceptions generated as a result, a custom trap is taken.

```
static void illegalCustom(
   vmiosObjectP object,
   riscvException exception,
    const char
                 *reason
    riscvP riscv = object->riscv;
   riscv->cb.illegalCustom(riscv, exception, reason);
void customAMOException(vmiosObjectP object) {
   illegalCustom(object, custom_E_IllegalInstruction, "Custom AMO emulation");
RISCV_DERIVED_MORPH_FN(customAMOMorph) {
    vmimtArgNatAddress(clientData);
    vmimtCallAttrs((vmiCallFn)customAMOException, VMCA_EXCEPTION);
static VMIOS_CONSTRUCTOR_FN(constructor) {
     . . lines omitted . . .
   object->extCB.AMOMorph
                               = customAMOMorph;
    . . . lines omitted . . .
```

14.18 Function switchCB

Description

This interface function is called when a processor has been scheduled and is about to be run, or has been descheduled and is about to stop running, in a multiprocessor simulation. It allows the extension object to make any state changes required at those points.

Example

This example shows how this function is used in the transactional memory extension (tmextensions) in the vendor.com template model. In this model, modeling transactional memory requires that memory watchpoints are placed on all active cache lines when a processor is descheduled so that conflicting writes to those lines by another processor can be detected:

```
static void installCacheMonitor(vmiosObjectP object) {
   if (object->tmStatus != TM_OK) {
        // Ignore if not in transaction or there
        // has already been an abort event
   } else {
       memDomainP domain = object->physicalMem;
        cacheLineP this;
       IIns32
       for(i = 0; i < object->numPending; i++) {
            this = &object->pending[i];
            Addr lo = getLineLowPA(this);
            Addr hi = getLineHighPA(this);
            // register for a callback if any current line is written
            if (!this->readCallbackInstalled)
                vmirtAddWriteCallback(domain, 0, lo, hi, memoryConflict, object);
                this->readCallbackInstalled = True;
            // register for a callback if any dirty line is read
            if(this->dirty && !this->writeCallbackInstalled) {
                vmirtAddReadCallback(domain, 0, lo, hi, memoryConflict, object);
               this->writeCallbackInstalled = True;
static RISCV_IASSWITCH_FN(riscvSwitch) {
```

```
vmiosObjectP object = clientData;

if(state==RS_SUSPEND) {
    installCacheMonitor(object);
}

static VMIOS_CONSTRUCTOR_FN(tmConstructor) {
    . . . lines omitted . . .
    object->extCB.switchCB = riscvSwitch;
    . . . lines omitted . . .
}
```

14.19 Function tLoad

Description

For an extension implementing transactional memory, this function is called whenever a load is performed and transactional memory mode is enabled (base model interface function setTMode in the base model has been called with enable of True – see section 13.9). The function should implement a transactional load, typically by modeling active cache lines.

Example

This example shows how this function is used in the transactional memory extension (tmExtensions) in the vendor.com template model:

```
static RISCV_TLOAD_FN(riscvTLoad) {
   vmiosObjectP object = clientData;
   if (object->tmStatus != TM OK) {
        // abort is pending
       doAbort(object);
   } else {
        Uns8 *buffer8 = buffer;
       Addr PA;
        Uns32 thisBytes;
       Uns32 i;
       while ((thisBytes = bytes) > 0) {
            if(mapVAToPA(object, VA, &PA)) {
                // get pointer to data in cache (loads cache line if required)
                Uns8 *data = getCacheAddress(object, PA, &thisBytes, False);
                if (!data) {
                    object->tmStatus |= TM_ABORT_OVERFLOW;
                    doAbort(object);
                } else {
                    for(i=0; i<thisBytes; i++) {</pre>
                        buffer8[i] = data[i];
                }
            // reduce byte count by count of bytes on this line
```

14.20 Function tStore

Description

For an extension implementing transactional memory, this function is called whenever a store is performed and transactional memory mode is enabled (base model interface function setTMode in the base model has been called with enable of True – see section 13.9). The function should implement a transactional store, typically by modeling active cache lines.

Example

This example shows how this function is used in the transactional memory extension (tmextensions) in the vendor.com template model:

```
static RISCV_TSTORE_FN(riscvTStore) {
   vmiosObjectP object = clientData;
   if (object->tmStatus != TM OK) {
        // abort is pending
       doAbort(object);
   } else {
       const Uns8 *buffer8 = buffer;
       Addr PA;
                   thisBytes;
        Uns32
       Uns32
       while ((thisBytes = bytes) > 0) {
           if(mapVAToPA(object, VA, &PA)) {
                // get pointer to data in cache (loads cache line if required)
               Uns8 *data = getCacheAddress(object, PA, &thisBytes, True);
               if (!data) {
                   object->tmStatus |= TM_ABORT_OVERFLOW;
                   doAbort(object);
                } else {
                   for(i=0; i<thisBytes; i++) {</pre>
                       data[i] = buffer8[i];
                }
            // reduce byte count by count of bytes on this line
```

14.21 Function installPhysMem

Description

This interface function allows an extension to modify the physical memory map of a processor. It is called once the default physical memory constructor has been called. Typically, the function will create new memory domain (memDomainP) objects and replace the default physical memory domains with those (see lines in bold in the following example). This is typically required if, for example, the extended model has components such as local memories that reside at fixed locations in the physical memory map.

Example

The Andes extended model implements Instruction and Data local memories in the physical address space. The details of the operation of these are quite complex; code below shows how the standard physical memory domains are replaced with Andesspecific domains by the installPhysMem callback. Refer to the source of the Andes model for more information on the implementation of local memories.

```
// Create local memory physical alias domain for the given mode and access type
static void newLMDomain(vmiosObjectP object, riscvMode mode, Bool isCode) {
   riscvP
             riscv = object->riscv;
   memDomainP base = riscv->physDomains[mode][isCode];
           bits = vmirtGetDomainAddressBits(base);
   // create local memory domain
   memDomainP result = createLMDomain(mode, bits, isCode);
   // initially make it an alias of the physical domain
   vmirtAliasMemory(base, result, 0, getAddressMask(bits), 0, 0);
   // replace physical domain
   riscv->physDomains[mode][isCode] = result;
// Install local memory domains in the domain hierarchy
static void installLocalMemoryDomains(vmiosObjectP object) {
   riscvP
           riscv = object->riscv;
   riscvMode mode;
   // create physical domain aliases for all non-User modes
   for(mode=RISCV_MODE_S; mode<=RISCV_MODE_M; mode++) {</pre>
       memDomainP dataDomain = riscv->physDomains[mode][0];
       memDomainP codeDomain = riscv->physDomains[mode][1];
```

```
// save current physical domain to allow aliasing to it later
        object->physDomains[mode][0] = dataDomain;
        object->physDomains[mode][1] = codeDomain;
        if(dataDomain) {
            newLMDomain(object, mode, False);
            newLMDomain(object, mode, True);
    // use Supervisor aliases for User mode
   riscv->physDomains[RISCV_MODE_U][0] = riscv->physDomains[RISCV_MODE_S][0];
   riscv->physDomains[RISCV_MODE_U][1] = riscv->physDomains[RISCV_MODE_S][1];
// Install ILM/DLM domains if required
RISCV_PHYS_MEM_FN(andesInstallPhysicalMem) {
   vmiosObjectP object = clientData;
    // create local memories if required
    Uns32 ILMSize = createLocalMemory(object, object->csr.micm_cfg, True);
    Uns32 DLMSize = createLocalMemory(object, object->csr.mdcm_cfg, False);
    // if either local memory is present, insert ILM domains into the memory
    // domain hierarchy
    if(ILMSize | | DLMSize) {
        installLocalMemoryDomains(object);
    // enable ILM if required
    if(RD_XCSR_FIELD(object, milmb, EN)) {
        updateLocalMemory(object, True, True);
    // enable DLM if required
    if(RD_XCSR_FIELD(object, mdlmb, EN)) {
        updateLocalMemory(object, False, True);
```

14.22 Function PMPPriv

Description

This interface function allows an extension to modify the memory privileges of a PMP region in a custom manner. When a new PMP mapping is being established, this function is called with the region index and default access permissions; it returns the final access permissions after applying custom behavior.

Example

This example shows how alignment might be forced using extension CSRs with a one-to-one mapping to the base model PMP CSRs:

14.23 Function PMAEnable

Description

For an extension implementing physical memory attributes (PMA), this interface function allows the extension to indicate whether PMA is enabled. If so, the PMACheck interface function is used to perform any memory mappings needed to model PMA for a given address range.

Example

The andes.ovpworld.org model uses this function to specify whether PMA is enabled:

```
RISCV_PMA_ENABLE_FN(andesPMAEnable) {
    vmiosObjectP object = clientData;
    return RD_XCSR_FIELD(object, mmsc_cfg, DPMA);
}
static VMIOS_CONSTRUCTOR_FN(constructor) {
    . . . lines omitted . .
    object->extCB.PMAEnable = andesPMAEnable;
    . . . lines omitted . .
}
```

14.24 Function PMACheck

Description

For an extension implementing physical memory attributes (PMA), this interface function allows the extension to perform any memory mappings needed to model PMA for an address range. The function is called with a processor mode, required privileges, and an address range. If the address range can be accessed legally, permissions on the memory domain objects referenced in the pmaDomains field of the base model should be updated to enable the access; otherwise, privileges in these domains should be left unaltered.

Example

The andes.ovpworld.org model uses this function to implement PMA using a custom feature similar to standard physical memory protection (PMP). The full example is too extensive to show here: please refer to the source of that model.

14.25 Function validPTE

Description

When virtual memory is active, this function allows an extension to perform custom checks for PTE validity. It should return True if the given page table entry is valid and False otherwise. This validity check is performed in addition to the standard checks performed by the base model and described in the *Privileged Architecture Specification*.

14.26 Function VMTrap

Description

One RISC-V implementation choice is to implement virtual memory TLB updates using a trap to a Machine mode handler. In this case, memory mappings will typically be modified by writes to custom CSRs, or a similar mechanism.

When virtual memory is enabled, this notifier is called to indicate an address lookup for an address for which there is currently no valid mapping in the TLB. It gives the extension the opportunity to initiate an implementation-specific trap to handle the address. The TLB that is affected is specified by the tlbid enumeration:

(RISCV_TLB_VS1 and RISCV_TLB_VS2 TLBs are only used for processors that implement the Hypervisor extension.)

Example

This example shows how a failing address lookup can cause one of six custom exceptions:

```
} else if(requiredPriv & MEM_PRIV_W) {
    result = S2 ? cus _GuestStoreTLBMiss : cust_StoreTLBMiss;
} else {
    result = S2 ? cust_GuestInstTLBMiss : cust_InstTLBMiss;
}

return result;
}

static VMIOS_CONSTRUCTOR_FN(extConstructor) {
    . . . lines omitted . . .
    object->extCB.VMTrap = custVMTrap;
    . . . lines omitted . . .
}
```

14.27 Function setDomainNotifier

Description

Some CSR settings affect the access mode for load and store instructions in Machine mode. For example, mstatus.MPRV=1 can cause load and store instructions to be executed in Supervisor or User modes instead of Machine mode. This feature of the RISC-V architecture is implemented in the model by modifying the *memory domain* to which loads and stores are routed.

This notifier is called after the base model has selected the active load/store memory domain for the current processor mode. It gives the extension the opportunity to modify the choice of domain if required. The choice of domain is indicated by updating the domainP by-reference argument, typically with one of the PMP domains or the guest page table walk domain from the base model.

Example

This example shows how the load/store domain might be affected in a processor that implements TLB updates using a Machine mode trap. In this processor, when cstatus.MTW=1, all loads and stores should be performed with table walk privilege:

```
RISCV_SET_DOMAIN_NOTIFIER_FN(custSetDomain) {
   riscvMode
                mode = getCurrentMode5(riscv);
   vmiosObjectP object = clientData;
   if(mode!=RISCV_MODE_M) {
       // no action unless in Machine mode
   } else if(!RD_XCSR_FIELD(object, cstatus, MTW)) {
       // Machine Table Walk not enabled
    } else if(!RD_CSR_FIELD64(riscv, mstatus, GVA)) {
       *domainP = riscv->pmpDomains[RISCV_MODE_S][False];
    } else if(!RD_CSR_FIELD_S(riscv, hgatp, MODE)) {
        *domainP = riscv->pmpDomains[RISCV_MODE_S][False];
        *domainP = riscv->guestPTWDomain;
static VMIOS_CONSTRUCTOR_FN(extConstructor) {
      . . lines omitted . . .
   object->extCB.setDomainNotifier = custSetDomain;
   . . . lines omitted . . .
```

14.28 Function freeEntryNotifier

Description

One RISC-V implementation choice is to implement virtual memory TLB updates using a trap to a Machine mode handler. In this case, memory mappings will typically be modified by writes to custom CSRs, or a similar mechanism.

This notifier is called to indicate that the base model is deleting a cached entry in a TLB. It gives the extension the opportunity to update data structures to make them consistent with removal of that entry. The entry that is being removed is indicated by the unique entryId parameter, which was supplied when the TLB entry was created (see section 13.52). The TLB that is affected is specified by the tlbId enumeration:

(RISCV_TLB_VS1 and RISCV_TLB_VS2 TLBs are only used for processors that implement the Hypervisor extension.)

Example

This template shows how the notifier might be used to mark an entry in an array of implementation-specific entries as uninstalled so that it is available for reuse:

```
RISCV_FREE_ENTRY_NOTIFIER_FN(custFreeEntry) {
    vmiosObjectP object = clientData;
    object->tlb[entryId] = False;
}
static VMIOS_CONSTRUCTOR_FN(extConstructor) {
    . . . lines omitted . . .
    object->extCB.freeEntryNotifier = custFreeEntry;
    . . . lines omitted . . .
}
```

14.29 Function restrictionsCB

Description

This function is called to add documentation to a derived model listing any restrictions of that model. Documentation should be added beneath the given node (of type vmiDocNodeP) using the vmidocAddText function.