Imperas Guide to using Virtual Platforms

Platform / Module Specific Information for andes.ovpworld.org / AE350

Imperas Software Limited

Imperas Buildings, North Weston
Thame, Oxfordshire, OX9 2HA, U.K.
docs@imperas.com.

Author	Imperas Software Limited
Version	20211118.0
Filename	Imperas_Platform_User_Guide_AE350.pdf
Created	31 December 2021
Status	OVP Standard Release

www.imperas.com

Copyright Notice

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 2 of 42

Table Of Contents

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 3 of 42

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 4 of 42

1.0 Platform / Module: AE350

This document provides the details of the usage of an Imperas OVP Virtual Platform / Module. The first half of the document covers specifics of this particular component. For more information about Imperas OVP virtual platforms, how they are built and used, please see the later sections in this document.

1.1 Virtual Platform / Module Type

Hardware described using OVP can either be a platform, module, processor, or peripheral.
This hardware component is described as being a module. A module is a component that is used in other modules, platforms, or test harnesses. It is normally used to encapsulate a layer in a hierarchical system.

1.2 Licensing

Open Source Apache 2.0

1.3 Description

Andes AE350 module (skeleton)

1.4 Reference

Andes BSP v5.0 ae350 BSP Definition

1.5 Limitations

This is a skeleton platform that contains only those peripherals required to boot FreeRTOS demo.

The following peripherals are register only models that do not provide any behavior:

  - BMC

  - AHBDEC

  - MAC

  - LCDC

  - SMC

  - PLIC_SW

  - PLDM

  - APBBRG

  - SMU

- PIT

- WDT

- RTC

- GPIO

- I2C

- SPI1

- DMAC

- AC97

- SDC

- SPI2

The UART does not support dma mode, so if using the Andes AMSI BSP you should set RTE_UART*_DMA_*X_EN=0 in RTE_Device.h

1.6 Location
The AE350 virtual platform / module is located in an Imperas/OVP installation at the VLNV: andes.ovpworld.org / module / AE350 / 1.0.

1.7 Module Simulation Attributes

Table 1. Module Simulation Attributes

Attribute	Value	Description
stoponctrlc	stoponctrlc	Stop on control-C

2.0 Formal Parameters declared for Module AE350

Table 2. Formal Parameters

Name	Type	Min	Max	Default
buswidth	uns32			37

3.0 Processor [andes.ovpworld.org/processor/riscv/1.0] instance: cpu0

3.1 Processor model type: 'riscv' variant 'NX25' definition
Imperas OVP processor models support multiple variants and details of the variants implemented in this

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 6 of 42

model can be found in:

- the Imperas installation located at ImperasLib/source/andes.ovpworld.org/processor/riscv/1.0/doc
- the OVP website: OVP_Model_Specific_Information_andes_riscv_NX25.pdf

3.1.1 Description
RISC-V NX25 64-bit processor model

3.1.2 Licensing
This Model is released under the Open Source Apache 2.0

3.1.3 Extensions Enabled by Default
The model has the following architectural extensions enabled, and the corresponding bits in the misa CSR
Extensions field will be set upon reset:

misa bit 0: extension A (atomic instructions)

misa bit 2: extension C (compressed instructions)

misa bit 8: RV32I/RV64I/RV128I base integer instruction set

misa bit 12: extension M (integer multiply/divide instructions)

misa bit 20: extension U (User mode)

misa bit 23: extension X (non-standard extensions present)

To specify features that can be dynamically enabled or disabled by writes to the misa register in addition to
those listed above, use parameter "add_Extensions_mask". This is a string parameter containing the feature
letters to add; for example, value "DV" indicates that double-precision floating point and the Vector
Extension can be enabled or disabled by writes to the misa register, if supported on this variant. Parameter
"sub_Extensions_mask" can be used to disable dynamic update of features in the same way.

Legacy parameter "misa_Extensions_mask" can also be used. This Uns32-valued parameter specifies all
writable bits in the misa Extensions field, replacing any permitted bits defined in the base variant.

Note that any features that are indicated as present in the misa mask but absent in the misa will be ignored.
See the next section.

3.1.4 Enabling Other Extensions
The following extensions are supported by the model, but not enabled by default in this variant:

misa bit 1: extension B (bit manipulation extension)

misa bit 3: extension D (double-precision floating point)

misa bit 4: RV32E base integer instruction set (embedded)

misa bit 5: extension F (single-precision floating point)

misa bit 7: extension H (hypervisor)

misa bit 10: extension K (cryptographic)

misa bit 13: extension N (user-level interrupts)

misa bit 15: extension P (DSP instructions)

misa bit 18: extension S (Supervisor mode)

misa bit 21: extension V (vector extension)

To add features from this list to the visible set in the misa register, use parameter "add_Extensions". This is
a string containing identification letters of features to enable; for example, value "DV" indicates that double-

precision floating point and the Vector Extension should be enabled, if they are currently absent and are available on this variant.

Legacy parameter "misa_Extensions" can also be used. This Uns32-valued parameter specifies the reset value for the misa CSR Extensions field, replacing any permitted bits defined in the base variant.

To add features from this list to the implicitly-enabled set (not visible in the misa register), use parameter "add_implicit_Extensions". This is a string parameter in the same format as the "add_Extensions" parameter described above.

3.1.5 Disabling Extensions

The following extensions are enabled by default in the model and can be disabled:

misa bit 0: extension A (atomic instructions)

misa bit 2: extension C (compressed instructions)

misa bit 12: extension M (integer multiply/divide instructions)

misa bit 20: extension U (User mode)

misa bit 23: extension X (non-standard extensions present)

To disable features that are enabled by default, use parameter "sub_Extensions". This is a string containing identification letters of features to disable; for example, value "DF" indicates that double-precision and single-precision floating point extensions should be disabled, if they are enabled by default on this variant.

To remove features from this list from the implicitly-enabled set (not visible in the misa register), use parameter "sub_implicit_Extensions". This is a string parameter in the same format as the "sub_Extensions" parameter described above.

3.1.6 mtvec CSR

On this variant, the Machine trap-vector base-address register (mtvec) is writable. It can instead be configured as read-only using parameter "mtvec_is_ro".

Values written to "mtvec" are masked using the value 0xfffffffffffffffc. A different mask of writable bits may be specified using parameter "mtvec_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec_align" defaults to 0, implying no alignment constraint.

If parameter "mtvec_sext" is True, values written to "mtvec" are sign-extended from the most-significant writable bit. In this variant, "mtvec_sext" is False, indicating that "mtvec" is not sign-extended.

The initial value of "mtvec" is 0x0. A different value may be specified using parameter "mtvec" if required.

3.1.7 Reset

On reset, the model will restart at address 0x0. A different reset address may be specified using parameter "reset_address" or applied using optional input port "reset_addr" if required.

3.1.8 NMI

On an NMI, the model will restart at address 0x0; a different NMI address may be specified using parameter "nmi_address" or applied using optional input port "nmi_addr" if required. The cause reported on an NMI is 0x0 by default; a different cause may be specified using parameter "ecode_nmi" or applied using optional input port "nmi_cause" if required.

If parameter "rnmi_version" is not "none", resumable NMIs are supported, managed by additional CSRs

"mnscratch", "mnepc", "mncause" and "mnstatus", following the indicated version of the Resumable NMI extension proposal. In this variant, "rnmi_version" is "none".

3.1.9 WFI

WFI will halt the processor until an interrupt occurs. It can instead be configured as a NOP using parameter "wfi_is_nop". WFI timeout wait is implemented with a time limit of 0 (i.e. WFI causes an Illegal Instruction trap in Supervisor mode when mstatus.TW=1).

3.1.10 cycle CSR

The "cycle" CSR is implemented in this variant. Set parameter "cycle_undefined" to True to instead specify that "cycle" is unimplemented and reads of it should cause Illegal Instruction traps.

3.1.11 time CSR

The "time" CSR is implemented in this variant. Set parameter "time_undefined" to True to instead specify that "time" is unimplemented and reads of it should cause Illegal Instruction traps. Usually, the value of the "time" CSR should be provided by the platform - see notes below about the artifact "CSR" bus for information about how this is done.

3.1.12 instret CSR

The "instret" CSR is implemented in this variant. Set parameter "instret_undefined" to True to instead specify that "instret" is unimplemented and reads of it should cause Illegal Instruction traps.

3.1.13 hpmcounter CSRs

"hpmcounter" CSRs are implemented in this variant. Set parameter "hpmcounter_undefined" to True to instead specify that "hpmcounter" CSRs are unimplemented and reads of them should cause Illegal Instruction traps.

3.1.14 Unaligned Accesses

Unaligned memory accesses are supported by this variant. Set parameter "unaligned" to "F" to disable such accesses.
Unaligned memory accesses are not supported for AMO instructions by this variant. Set parameter "unalignedAMO" to "T" to enable such accesses.

3.1.15 PMP

A PMP unit is not implemented by this variant. Set parameter "PMP_registers" to indicate that the unit should be implemented with that number of PMP entries.

3.1.16 LR/SC Granule

LR/SC instructions are implemented with a 1-byte reservation granule. A different granule size may be specified using parameter "lr_sc_grain".

3.1.17 Compressed Extension

Standard compressed instructions are present in this variant.

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 9 of 42

Parameter Zcea_version is used to specify the version of Zcea instructions present. By default, Zcea_version is set to "none" in this variant. Updates to this parameter require a commercial product license.

Parameter Zceb_version is used to specify the version of Zceb instructions present. By default, Zceb_version is set to "none" in this variant. Updates to this parameter require a commercial product license.

Parameter Zcee_version is used to specify the version of Zcee instructions present. By default, Zcee_version is set to "none" in this variant. Updates to this parameter require a commercial product license.

3.1.18 Privileged Architecture

This variant implements the Privileged Architecture with version specified in the References section of this document. Note that parameter "priv_version" can be used to select the required architecture version; see the following sections for detailed information about differences between each supported version.

3.1.19 Legacy Version 1.10

1.10 version of May 7 2017.

3.1.20 Version 20190608

Stable 1.11 version of June 8 2019, with these changes compared to version 1.10:
- mcountinhibit CSR defined;
- pages are never executable in Supervisor mode if page table entry U bit is 1;
- mstatus.TW is writable if any lower-level privilege mode is implemented (previously, it was just if Supervisor mode was implemented);

3.1.21 Version master

Unstable master version corresponding to evolving 1.12 specification, with these changes compared to version 20190608:
- mstatush, mseccfg, mseccfgh, menvcfg, menvcfgh, senvcfg, henvcfg, henvcfgh and mconfigptr CSRs defined;
- xret instructions clear mstatus.MPRV when leaving Machine mode if new mode is less privileged than M-mode;
- maximum number of PMP registers increased to 64;
- data endian is now configurable.

3.1.22 Unprivileged Architecture

This variant implements the Unprivileged Architecture with version specified in the References section of this document. Note that parameter "user_version" can be used to select the required architecture version; see the following sections for detailed information about differences between each supported version.

3.1.23 Legacy Version 2.2

2.2 version of May 7 2017.

www.imperas.com

3.1.24 Version 20191213

Stable 20191213-Base-Ratified version of December 13 2019, with these changes compared to version 2.2:
- floating point fmin/fmax instruction behavior modified to comply with IEEE 754-201x.
- numerous other optional behaviors can be separately enabled using Z-prefixed parameters.

3.1.25 Other Extensions

Other extensions that can be configured are described in this section.

3.1.26 Zmmul

Parameter "Zmmul" is 0 on this variant, meaning that all multiply and divide instructions are implemented. if "Zmmul" is set to 1 then multiply instructions are implemented but divide and remainder instructions are not implemented.

3.1.27 Zicsr

Parameter "Zicsr" is 1 on this variant, meaning that standard CSRs and CSR access instructions are implemented. if "Zicsr" is set to 0 then standard CSRs and CSR access instructions are not implemented and an alternative scheme must be provided as a processor extension.

3.1.28 Zifencei

Parameter "Zifencei" is 1 on this variant, meaning that the fence.i instruction is implemented (but treated as a NOP by the model). if "Zifencei" is set to 0 then the fence.i instruction is not implemented.

3.1.29 Zicbom

Parameter "Zicbom" is 0 on this variant, meaning that code block management instructions are undefined. if "Zicbom" is set to 1 then code block management instructions cbo.clean, cbo.flush and cbo.inval are defined.
If Zicbom is present, the cache block size is given by parameter "cmomp_bytes". The instructions may cause traps if used illegally but otherwise are NOPs in this model.

3.1.30 Zicbop

Parameter "Zicbop" is 0 on this variant, meaning that prefetch instructions are undefined. if "Zicbop" is set to 1 then prefetch instructions prefetch.i, prefetch.r and prefetch.w are defined (but behave as NOPs in this model).

3.1.31 Zicboz

Parameter "Zicboz" is 0 on this variant, meaning that the cbo.zero instruction is undefined. if "Zicboz" is set to 1 then the cbo.zero instruction is defined.
If Zicboz is present, the cache block size is given by parameter "cmoz_bytes".

3.1.32 CLIC

The model can be configured to implement a Core Local Interrupt Controller (CLIC) using parameter "CLICLEVELS"; when non-zero, the CLIC is present with the specified number of interrupt levels (2-256), as described in the RISC-V Core-Local Interrupt Controller specification, and further parameters are made

available to configure other aspects of the CLIC. "CLICLEVELS" is zero in this variant, indicating that a CLIC is not implemented.

3.1.33 Load-Reserved/Store-Conditional Locking

By default, LR/SC locking is implemented automatically by the model and simulator, with a reservation granule defined by the "lr_sc_grain" parameter. It is also possible to implement locking externally to the model in a platform component, using the "LR_address", "SC_address" and "SC_valid" net ports, as described below.

The "LR_address" output net port is written by the model with the address used by a load-reserved instruction as it executes. This port should be connected as an input to the external lock management component, which should record the address, and also that an LR/SC transaction is active.

The "SC_address" output net port is written by the model with the address used by a store-conditional instruction as it executes. This should be connected as an input to the external lock management component, which should compare the address with the previously-recorded load-reserved address, and determine from this (and other implementation-specific constraints) whether the store should succeed. It should then immediately write the Boolean success/fail code to the "SC_valid" input net port of the model. Finally, it should update state to indicate that an LR/SC transaction is no longer active.

It is also possible to write zero to the "SC_valid" input net port at any time outside the context of a store-conditional instruction, which will mark any active LR/SC transaction as invalid.

Irrespective of whether LR/SC locking is implemented internally or externally, taking any exception or interrupt or executing exception-return instructions (e.g. MRET) will always mark any active LR/SC transaction as invalid.

3.1.34 Active Atomic Operation Indication

The "AMO_active" output net port is written by the model with a code indicating any current atomic memory operation while the instruction is active. The written codes are:

0: no atomic instruction active
1: AMOMIN active
2: AMOMAX active
3: AMOMINU active
4: AMOMAXU active
5: AMOADD active
6: AMOXOR active
7: AMOOR active
8: AMOAND active
9: AMOSWAP active
10: LR active
11: SC active

3.1.35 Interrupts

The "reset" port is an active-high reset input. The processor is halted when "reset" goes high and resumes execution from the reset address specified using the "reset_address" parameter or "reset_addr" port when the signal goes low. The "mcause" register is cleared to zero.

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 12 of 42

The "nmi" port is an active-high NMI input. The processor resumes execution from the address specified using the "nmi_address" parameter or "nmi_addr" port when the NMI signal goes high. The "mcause" register is cleared to zero.

All other interrupt ports are active high. For each implemented privileged execution level, there are by default input ports for software interrupt, timer interrupt and external interrupt; for example, for Machine mode, these are called "MSWInterrupt", "MTimerInterrupt" and "MExternalInterrupt", respectively. When the N extension is implemented, ports are also present for User mode. Parameter "unimp_int_mask" allows the default behavior to be changed to exclude certain interrupt ports. The parameter value is a mask in the same format as the "mip" CSR; any interrupt corresponding to a non-zero bit in this mask will be removed from the processor and read as zero in "mip", "mie" and "mideleg" CSRs (and Supervisor and User mode equivalents if implemented).

Parameter "external_int_id" can be used to enable extra interrupt ID input ports on each hart. If the parameter is True then when an external interrupt is applied the value on the ID port is sampled and used to fill the Exception Code field in the "mcause" CSR (or the equivalent CSR for other execution levels). For Machine mode, the extra interrupt ID port is called "MExternalInterruptID".

The "deferint" port is an active-high artifact input that, when written to 1, prevents any pending-and-enabled interrupt being taken (normally, such an interrupt would be taken on the next instruction after it becomes pending-and-enabled). The purpose of this signal is to enable alignment with hardware models in step-and-compare usage.

3.1.36 Debug Mode

The model can be configured to implement Debug mode using parameter "debug_mode". This implements features described in Chapter 4 of the RISC-V External Debug Support specification with version specified by parameter "debug_version" (see References). Some aspects of this mode are not defined in the specification because they are implementation-specific; the model provides infrastructure to allow implementation of a Debug Module using a custom harness. Features added are described below.

Parameter "debug_mode" can be used to specify three different behaviors, as follows:

1. If set to value "vector", then operations that would cause entry to Debug mode result in the processor jumping to the address specified by the "debug_address" parameter. It will execute at this address, in Debug mode, until a "dret" instruction causes return to non-Debug mode. Any exception generated during this execution will cause a jump to the address specified by the "dexc_address" parameter.

2. If set to value "interrupt", then operations that would cause entry to Debug mode result in the processor simulation call (e.g. opProcessorSimulate) returning, with a stop reason of OP_SR_INTERRUPT. In this usage scenario, the Debug Module is implemented in the simulation harness.

3. If set to value "halt", then operations that would cause entry to Debug mode result in the processor halting. Depending on the simulation environment, this might cause a return from the simulation call with a stop reason of OP_SR_HALT, or debug mode might be implemented by another platform component which then restarts the debugged processor again.

3.1.37 Debug State Entry

The specification does not define how Debug mode is implemented. In this model, Debug mode is enabled by a Boolean pseudo-register, "DM". When "DM" is True, the processor is in Debug mode. When "DM" is False, mode is defined by "mstatus" in the usual way.

Entry to Debug mode can be performed in any of these ways:

1. By writing True to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate), dcsr cause will be reported as trigger;

2. By writing a 1 then 0 to net "haltreq" (using opNetWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);

3. By writing a 1 to net "resethaltreq" (using opNetWrite) while the "reset" signal undergoes a negedge transition, followed by simulation of at least one cycle (e.g. using opProcessorSimulate);

4. By executing an "ebreak" instruction when Debug mode entry for the current processor mode is enabled by dcsr.ebreakm, dcsr.ebreaks or dcsr.ebreaku.

In all cases, the processor will save required state in "dpc" and "dcsr" and then perform actions described above, depending in the value of the "debug_mode" parameter.

3.1.38 Debug State Exit

Exit from Debug mode can be performed in any of these ways:

1. By writing False to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);

2. By executing an "dret" instruction when Debug mode.

In both cases, the processor will perform the steps described in section 4.6 (Resume) of the Debug specification.

3.1.39 Debug Registers

When Debug mode is enabled, registers "dcsr", "dpc", "dscratch0" and "dscratch1" are implemented as described in the specification. These may be manipulated externally by a Debug Module using opProcessorRegRead or opProcessorRegWrite; for example, the Debug Module could write "dcsr" to enable "ebreak" instruction behavior as described above, or read and write "dpc" to emulate stepping over an "ebreak" instruction prior to resumption from Debug mode.

3.1.40 Debug Mode Execution

The specification allows execution of code fragments in Debug mode. A Debug Module implementation can cause execution in Debug mode by the following steps:

1. Write the address of a Program Buffer to the program counter using opProcessorPCSet;

2. If "debug_mode" is set to "halt", write 0 to pseudo-register "DMStall" (to leave halted state);

3. If entry to Debug mode was handled by exiting the simulation callback, call opProcessorSimulate or opRootModuleSimulate to resume simulation.

Debug mode will be re-entered in these cases:

1. By execution of an "ebreak" instruction; or:

2. By execution of an instruction that causes an exception.

In both cases, the processor will either jump to the debug exception address, or return control immediately to the harness, with stopReason of OP_SR_INTERRUPT, or perform a halt, depending on the value of the "debug_mode" parameter.

3.1.41 Debug Single Step

When in Debug mode, the processor or harness can cause a single instruction to be executed on return from

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 14 of 42

that mode by setting dcsr.step. After one non-Debug-mode instruction has been executed, control will be returned to the harness. The processor will remain in single-step mode until dcsr.step is cleared.

3.1.42 Debug Ports
Port "DM" is an output signal that indicates whether the processor is in Debug mode
Port "haltreq" is a rising-edge-triggered signal that triggers entry to Debug mode (see above).
Port "resethaltreq" is a level-sensitive signal that triggers entry to Debug mode after reset (see above).

3.1.43 Trigger Module
This model is configured with a trigger module, implementing a subset of the behavior described in Chapter 5 of the RISC-V External Debug Support specification with version specified by parameter "debug_version" (see References).

3.1.44 Trigger Module Restrictions
The model currently supports tdata1 of type 0, type 2 (mcontrol), type 3 (icount), type 4 (itrigger), type 5 (etrigger) and type 6 (mcontrol6). icount triggers are implemented for a single instruction only, with count hard-wired to 1 and automatic zeroing of mode bits when the trigger fires.

3.1.45 Trigger Module Parameters
Parameter "trigger_num" is used to specify the number of implemented triggers. In this variant, "trigger_num" is 4.
Parameter "tinfo" is used to specify the value of the read-only "tinfo" register, which indicates the trigger types supported. In this variant, "tinfo" is 0x3d.
Parameter "tinfo_undefined" is used to specify whether the "tinfo" register is undefined, in which case reads of it trap to Machine mode. In this variant, "tinfo_undefined" is 0.
Parameter "tcontrol_undefined" is used to specify whether the "tcontrol" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "tcontrol_undefined" is 0.
Parameter "mcontext_undefined" is used to specify whether the "mcontext" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "mcontext_undefined" is 0.
Parameter "scontext_undefined" is used to specify whether the "scontext" register is undefined, in which case accesses to it trap to Machine mode. In this variant, "scontext_undefined" is 0.
Parameter "amo_trigger" is used to specify whether load/store triggers are activated for AMO instructions. In this variant, "amo_trigger" is 0.
Parameter "no_hit" is used to specify whether the "hit" bit in tdata1 is unimplemented. In this variant, "no_hit" is 0.
Parameter "mcontext_bits" is used to specify the number of writable bits in the "mcontext" register. In this variant, "mcontext_bits" is 13.
Parameter "mvalue_bits" is used to specify the number of writable bits in the "mvalue" field in "textra32"/"textra64" registers; if zero, the "mselect" field is tied to zero. In this variant, "mvalue_bits" is 13.
Parameter "mcontrol_maskmax" is used to specify the value of field "maskmax" in the "mcontrol" register. In this variant, "mcontrol_maskmax" is 63.

3.1.46 Debug Mask

It is possible to enable model debug messages in various categories. This can be done statically using the "override_debugMask" parameter, or dynamically using the "debugflags" command. Enabled messages are specified using a bitmask value, as follows:

Value 0x002: enable debugging of PMP and virtual memory state;

Value 0x004: enable debugging of interrupt state.

All other bits in the debug bitmask are reserved and must not be set to non-zero values.

3.1.47 Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

3.1.48 CSR Register External Implementation

If parameter "enable_CSR_bus" is True, an artifact 16-bit bus "CSR" is enabled. Slave callbacks installed on this bus can be used to implement modified CSR behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). A CSR with index 0xABC is mapped on the bus at address 0xABC0; as a concrete example, implementing CSR "time" (number 0xC01) externally requires installation of callbacks at address 0xC010 on the CSR bus.

3.1.49 LR/SC Active Address

Artifact register "LRSCAddress" shows the active LR/SC lock address. The register holds all-ones if there is no LR/SC operation active or if LR/SC locking is implemented externally as described above.

3.1.50 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. fence.i) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous. Data barrier instructions (e.g. fence) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.

Hardware Performance Monitor registers are not implemented and hardwired to zero.

Andes-specific cache, local memory and ECC behavior is not yet implemented, except for CSR state.

Andes Performance and Code Dense instructions and associated CSR state are implemented, but the EXEC.IT instruction supports in-memory table mode using the uitb CSR only (not hardwired mode).

PMP and PMA accesses that any-byte match but do not all-byte match are broken into separate smaller accesses that follow all-byte match rules.

3.1.51 Verification

All instructions have been extensively tested by Imperas, using tests generated specifically for this model and also reference tests from https://github.com/riscv/riscv-tests.

Also reference tests have been used from various sources including:

https://github.com/riscv/riscv-tests

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 16 of 42

https://github.com/ucb-bar/riscv-torture

The Imperas OVPsim RISC-V models are used in the RISC-V Foundation Compliance Framework as a functional Golden Reference:

https://github.com/riscv/riscv-compliance

where the simulated model is used to provide the reference signatures for compliance testing. The Imperas OVPsim RISC-V models are used as reference in both open source and commercial instruction stream test generators for hardware design verification, for example:

http://valtrix.in/sting from Valtrix

https://github.com/google/riscv-dv from Google

The Imperas OVPsim RISC-V models are also used by commercial and open source RISC-V Core RTL developers as a reference to ensure correct functionality of their IP.

3.1.52 References

The Model details are based upon the following specifications:

RISC-V Instruction Set Manual, Volume I: User-Level ISA (User Architecture Version 2.2)

RISC-V Instruction Set Manual, Volume II: Privileged Architecture (Privileged Architecture Version Ratified-IMFDQC-and-Priv-v1.11)

---- AndesCore_NX25_DS131_V1.0 DS131-10

---- AndeStar V5 Instruction Extension Specification (UMxxx-0.4, 2018-05-30)

---- AndeStar V5 Architecture and CSR Definitions (UM164-152, 2019-07-18)

---- AndeStar V5 Vector INT4 Load Extension (v0.2)

---- AndeStar V5 BFLOAT16 Conversion Extension (v0.4)

3.1.53 Andes-Specific Extensions

Andes processors add various custom extensions to the basic RISC-V architecture. This model implements the following:

1: Hardware Stack Protection (if mmsc_cfg.HSP=1);

2: Physical Memory Attribute Unit (if mmsc_cfg.DPMA=1).

3: Performance Throttling (register interface only, if mmsc_cfg.PFT=1);

4: CSRs for CCTL Operations (register interface only, if mmsc_cfg.CCTLCSR=1);

5: Performance Extension instructions (if mmsc_cfg.EV5MPE=1);

6: CodeDense instructions (if mmsc_cfg.ECD=1);

7: Half-precision load/store instructions (if mmsc_cfg.EFHW=1).

8: BFLOAT16 conversion instructions (if mmsc_cfg.BFLOAT16=1).

9: Half-precision arithmetic instructions (if mmsc_cfg.ZFH=1).

10: Vector INT4 load extension (if mmsc_cfg.VL4=1).

11: Vector packed FP16 extension (if mmsc_cfg.VPFH=1).

Other Andes-specific extensions are not currently modeled. The exact set of supported extensions can be configured using parameter "andesExtensions/mmsc_cfg", which overrides the default value of the mmsc_cfg register (see detailed description below).

3.1.54 Andes-Specific Parameters

In addition to the base model RISC-V parameters, this model implements parameters allowing Andes-

specific model features to be controlled. These parameters are documented below.

3.1.55 Parameter andesExtensions/mmsc_cfg

This parameter allows the value of the read-only mmsc_cfg register to be specified. Bits that affect behavior of the model are:

bit 3 (ECD): enables CodeDense instructions and uitb CSR.

bit 4 (PFT): determines presence of mpft_ctl register and affects implemented fields in mxstatus.

bit 5 (HSP): enables HW Stack protection, relevant CSRs and affects implemented fields in mxstatus.

bit 12 (VPLIC): enables Vectored Interrupts support.

bit 13 (EV5PE): enables Performance Extension support.

bit 15 (PMNDS): enables Andes-enhanced Performance Monitoring.

bit 16 (CCTLCSR): enables CCTL CSRs.

bit 30 (DPMA): enables the Physical Memory Attribute Unit and relevant CSRs.

bit 32 (BF16CVT): enables BFLOAT16 conversion extension.

bit 33 (ZFH): enables FP16 half-precision extension.

bit 34 (VL4): enables vector INT4 load extension.

bit 44 (VPFH): enables vector packed FP16 extension.

bit 45 (L2CMP_CFG): enables cluster configuration fields. CORE_PCLUS field will be set to floor(numharts-1, 1).

bit 46 (L2C): enables ml2c_ctl_base CSR if both L2C and L2CMP_CFG are not zero

Other bits can be set or cleared but do not affect model behavior.

Example: --override iss/cpu0/andesExtensions/mmsc_cfg=0x2028

3.1.56 Parameter andesExtensions/micm_cfg

This parameter allows the value of the read-only micm_cfg register to be specified. Bits that affect behavior of the model are:

bits 8:6 (ISZ): enables mcache_ctl CSR if non-zero.

bits 14:12 (ILMB): enables milmb CSR if non-zero.

Other bits can be set or cleared but do not affect model behavior, except that if any bit is non zero then IME/PIME bits in mxstatus are modeled.

Example: --override iss/cpu0/andesExtensions/micm_cfg=0

3.1.57 Parameter andesExtensions/mdcm_cfg

This parameter allows the value of the read-only mdcm_cfg register to be specified. Bits that affect behavior of the model are:

bits 8:6 (DSZ): enables mcache_ctl CSR if non-zero.

bits 14:12 (DLMB): enables mdlmb CSR if non-zero.

Other bits can be set or cleared but do not affect model behavior, except that if any bit is non zero then DME/DIME bits in mxstatus are modeled.

Example: --override iss/cpu0/andesExtensions/mdcm_cfg=0

3.1.58 Parameter andesExtensions/uitb

This parameter allows the value of the uitb register to be specified.

Example: --override iss/cpu0/andesExtensions/uitb=0

3.1.59 Parameter andesExtensions/milmb
This parameter allows the value of the milmb register to be specified.
Example: --override iss/cpu0/andesExtensions/milmb=0

3.1.60 Parameter andesExtensions/milmbMask
This parameter allows the mask of writable bits in the milmb register to be specified. The default value for this variant is 0xe (RWECC and ECCEN are writable, all other bits are read-only).
Example: --override iss/cpu0/andesExtensions/milmbMask=0xe

3.1.61 Parameter andesExtensions/mdlmb
This parameter allows the value of the mdlmb register to be specified.
Example: --override iss/cpu0/andesExtensions/mdlmb=0

3.1.62 Parameter andesExtensions/mdlmbMask
This parameter allows the mask of writable bits in the mdlmb register to be specified. The default value for this variant is 0xe (RWECC and ECCEN are writable, all other bits are read-only).
Example: --override iss/cpu0/andesExtensions/mdlmbMask=0xe

3.1.63 Parameter andesExtensions/PMA_grain
This parameter allows the grain size of Physical Memory Attribute regions to be specified. The default value for this variant is 0, meaning that PMA regions as small as 4 bytes are implemented.
Example: --override iss/cpu0/andesExtensions/PMA_grain=16

3.1.64 Hardware Stack Protection
Hardware Stack Protection is present on this variant (mmsc_cfg.HSP=1). Registers mhsp_ctl, msp_bound and msp_base are implemented.

3.1.65 Physical Memory Attribute Unit
The Physical Memory Attribute Unit is not present on this variant (mmsc_cfg.DPMA=0).

3.1.66 Performance Throttling
Performance Throttling registers are present on this variant (mmsc_cfg.PFT=1). Register mpft_ctl is present but has no behavior except for the effects on mxstatus, which are modeled.

3.1.67 Andes-Enhanced Performance Monitoring
Andes-Enhanced Performance Monitoring is present on this variant (mmsc_cfg.PMNDS=1).

3.1.68 CSRs for CCTL Operations
CSRs for CCTL Operation are not present on this variant (mmsc_cfg.CCTLCSR=0).

3.1.69 Andes-Specific Instructions

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 19 of 42

This section describes Andes-specific instructions implemented by this variant. Refer to Andes reference documentation for more information.

3.1.70 Performance Extension Instructions
ADDIGP
BBC
BBS
BEQC
BNEC
BFOS
BFOZ
LEA.h
LEA.w
LEA.d
LEA.b.ze
LEA.h.ze
LEA.w.ze
LEA.d.ze
LBGP
LBUGP
LHGP
LHUGP
LWGP
LWUGP
LDGP
SBGP
SHGP
SWGP
SDGP
FFB
FFZMISM
FFMISM
FLMISM

3.1.71 CodeDense Instructions
EXEC.IT
EX9.IT

3.2 Instance Parameters
Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu0' it has been instanced with the following parameters:

Table 3. Processor Instance 'cpu0' Parameters (Configurations)

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 20 of 42

Parameter	Value	Description
endian	little	Select processor endian (big or little)
simulateexceptions	simulateexceptions	Causes the processor simulate exceptions instead of halting
mips	60	The nominal MIPS for the processor

Table 4. Processor Instance 'cpu0' Parameters (Attributes)

Parameter Name	Value	Type
variant	NX25	enum

3.3 Memory Map for processor 'cpu0' bus: 'bus0'

Processor instance 'cpu0' is connected to bus 'bus0' using master port 'INSTRUCTION'.

Processor instance 'cpu0' is connected to bus 'bus0' using master port 'DATA'.

Table 5. Memory Map ('cpu0' / 'bus0' [width: buswidth])

Lo Address	Hi Address	Instance	Component
0x0	0x1FFFFFF	eilm	ram
remappable	remappable	AC97	trap
remappable	remappable	AHBDEC	trap
remappable	remappable	APBBRG	trap
remappable	remappable	BMC	trap
remappable	remappable	DMAC	trap
remappable	remappable	GPIO	trap
remappable	remappable	I2C	trap
remappable	remappable	LCDC	trap
remappable	remappable	MAC	trap
remappable	remappable	PIT	trap
remappable	remappable	PLDM	trap
remappable	remappable	PLIC_SW	trap
remappable	remappable	RTC	trap
remappable	remappable	SDC	trap
remappable	remappable	SMC	trap
remappable	remappable	SMU	trap
remappable	remappable	SPI1	trap
remappable	remappable	SPI2	trap
remappable	remappable	WDT	trap
0x200000	0x2FFFFF	edlm	ram
0x7FF0000	0x7FFFFFF	stack	ram
0x80000000	0x801FFFFF	spimem	ram
0xE4000000	0xE43FFFFF	PLIC	NCEPLIC100
0xE6000000	0xE60000FF	PLMT	NCEPLMT100
0xF0200000	0xF020003F	UART1	ATCUART100
0xF0300000	0xF030003F	UART2	ATCUART100

3.4 Net Connections to processor: 'cpu0'

Table 6. Processor Net Connections ('cpu0')

Net Port	Net	Instance	Component
MExternalInterrupt	MExternalInterrupt	PLIC	NCEPLIC100
MExternalInterruptID	MExternalInterruptID	PLIC	NCEPLIC100
MExternalInterruptACK	MExternalInterruptACK	PLIC	NCEPLIC100
MTimerInterrupt	mtip	PLMT	NCEPLMT100

4.0 Peripheral Instances

4.1 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: BMC

4.1.1 Description
Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

4.1.2 Licensing
Open Source Apache 2.0

4.1.3 Limitations
This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.1.4 Reference
This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 7. Configuration options (attributes) set for instance 'BMC'

Attribute	Value	Type	Expression
portAddress	0xC0000000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.2 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: AHBDEC

4.2.1 Description
Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

4.2.2 Licensing
Open Source Apache 2.0

4.2.3 Limitations
This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.2.4 Reference

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 22 of 42

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 8. Configuration options (attributes) set for instance 'AHBDEC'

Attribute	Value	Type	Expression
portAddress	0xE0000000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.3 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: MAC

4.3.1 Description
Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

4.3.2 Licensing
Open Source Apache 2.0

4.3.3 Limitations
This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.3.4 Reference
This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 9. Configuration options (attributes) set for instance 'MAC'

Attribute	Value	Type	Expression
portAddress	0xE0100000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.4 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: LCDC

4.4.1 Description
Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

4.4.2 Licensing
Open Source Apache 2.0

4.4.3 Limitations
This peripheral cannot be used in a hardware description used to generate a TLM platform.

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 23 of 42

4.4.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 10. Configuration options (attributes) set for instance 'LCDC'

Attribute	Value	Type	Expression
portAddress	0xE0200000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.5 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: SMC

4.5.1 Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

4.5.2 Licensing

Open Source Apache 2.0

4.5.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.5.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 11. Configuration options (attributes) set for instance 'SMC'

Attribute	Value	Type	Expression
portAddress	0xE0400000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.6 Peripheral [andes.ovpworld.org/peripheral/NCEPLIC100/1.0] instance: PLIC

4.6.1 Licensing

Open Source Apache 2.0

4.6.2 Description

PLIC Interrupt Controller
Base riscv.ovpworld.org PLIC model plus these Andes extension features:
 - Software-programmable interrupt generation (writable pending registers)
 - Configurable interrupt trigger types

 - Preemptive priority interrupts
 - Vectored Interrupts

If vectored interrupts are to be used then additional connections between the plic and processor are required. For an interrupt target port t<x>_eip connected to one of the M/S/UExternalInterrupt ports of a processor, the corresponding ports must be connected as follows:
 - The PLIC output port t<x>_eiid must be connected to the M/S/UExternalInterruptID processor port
 - The PLIC output port t<x>_eiack must be connected to the M/S/UExternalInterruptACK processor port

4.6.3 Limitations
The ASYNC_INT configuration option is not configurable since the difference between asynch/synch behavior is not modeled by the simulator

4.6.4 Reference
Various AndesCore Processor Data Sheets, e.g. AndesCore AX45MP Data Sheet V1.1 (DS185-11)
AndeStar V5 Platform-Level Interrupt Controller Specification - UM166-13

There are no configuration options set for this peripheral instance.

4.7 Peripheral [andes.ovpworld.org/peripheral/NCEPLMT100/1.0] instance: PLMT

4.7.1 Licensing
Open Source Apache 2.0

4.7.2 Description
NCEPLMT100 Platform-Level Machine Timer

4.7.3 Limitations
A max of 31 timers, rather then the hardware max of 32 is supported by the model. This has not been changed in order to preserve backward compatability of the model's port size, but may be changed locally if needed.

4.7.4 Reference
AndeStar_V5_Timer_UM167_v1.1.pdf 2018-03-07

Table 12. Configuration options (attributes) set for instance 'PLMT'

Attribute	Value	Type	Expression
numharts	1	uns32	
clockMHz	60	double	

4.8 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: PLIC_SW

4.8.1 Description
Open a port and allocate a region that is defined by parameters.

The region can be configured to act as standard memory or can report read/write accesses.

4.8.2 Licensing
Open Source Apache 2.0

4.8.3 Limitations
This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.8.4 Reference
This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 13. Configuration options (attributes) set for instance 'PLIC_SW'

Attribute	Value	Type	Expression
portAddress	0xE6400000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.9 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: PLDM

4.9.1 Description
Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

4.9.2 Licensing
Open Source Apache 2.0

4.9.3 Limitations
This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.9.4 Reference
This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 14. Configuration options (attributes) set for instance 'PLDM'

Attribute	Value	Type	Expression
portAddress	0xE6800000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.10 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: APBBRG

4.10.1 Description

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 26 of 42

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

4.10.2 Licensing
Open Source Apache 2.0

4.10.3 Limitations
This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.10.4 Reference
This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 15. Configuration options (attributes) set for instance 'APBBRG'

Attribute	Value	Type	Expression
portAddress	0xF0000000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.11 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: SMU

4.11.1 Description
Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

4.11.2 Licensing
Open Source Apache 2.0

4.11.3 Limitations
This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.11.4 Reference
This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 16. Configuration options (attributes) set for instance 'SMU'

Attribute	Value	Type	Expression
portAddress	0xF0100000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.12 Peripheral [andes.ovpworld.org/peripheral/ATCUART100/1.0] instance: UART1

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 27 of 42

4.12.1 Licensing

Open Source Apache 2.0

4.12.2 Description

Andes UART

4.12.3 Limitations

DMA not supported

4.12.4 Reference

Andes AE350 Platform User Manual

Table 17. Configuration options (attributes) set for instance 'UART1'

Attribute	Value	Type	Expression
console	1	bool	
finishOnDisconnect	1	bool	

4.13 Peripheral [andes.ovpworld.org/peripheral/ATCUART100/1.0] instance: UART2

4.13.1 Licensing

Open Source Apache 2.0

4.13.2 Description

Andes UART

4.13.3 Limitations

DMA not supported

4.13.4 Reference

Andes AE350 Platform User Manual

Table 18. Configuration options (attributes) set for instance 'UART2'

Attribute	Value	Type	Expression
console	1	bool	
finishOnDisconnect	1	bool	

4.14 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: PIT

4.14.1 Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 28 of 42

4.14.2 Licensing

Open Source Apache 2.0

4.14.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.14.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 19. Configuration options (attributes) set for instance 'PIT'

Attribute	Value	Type	Expression
portAddress	0xF0400000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.15 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: WDT

4.15.1 Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

4.15.2 Licensing

Open Source Apache 2.0

4.15.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.15.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 20. Configuration options (attributes) set for instance 'WDT'

Attribute	Value	Type	Expression
portAddress	0xF0500000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.16 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: RTC

4.16.1 Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

---

www.imperas.com

4.16.2 Licensing

Open Source Apache 2.0

4.16.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.16.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 21. Configuration options (attributes) set for instance 'RTC'

Attribute	Value	Type	Expression
portAddress	0xF0600000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.17 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: GPIO

4.17.1 Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

4.17.2 Licensing

Open Source Apache 2.0

4.17.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.17.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 22. Configuration options (attributes) set for instance 'GPIO'

Attribute	Value	Type	Expression
portAddress	0xF0700000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.18 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: I2C

4.18.1 Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Copyright (c) 2021 Imperas Software Limited　　　　www.imperas.com

OVP License. Release 20211118.0　　　　　　　　　Page 30 of 42

4.18.2 Licensing

Open Source Apache 2.0

4.18.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.18.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 23. Configuration options (attributes) set for instance 'I2C'

Attribute	Value	Type	Expression
portAddress	0xF0A00000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.19 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: SPI1

4.19.1 Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

4.19.2 Licensing

Open Source Apache 2.0

4.19.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.19.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 24. Configuration options (attributes) set for instance 'SPI1'

Attribute	Value	Type	Expression
portAddress	0xF0B00000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.20 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: DMAC

4.20.1 Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 31 of 42

4.20.2 Licensing

Open Source Apache 2.0

4.20.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.20.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 25. Configuration options (attributes) set for instance 'DMAC'

Attribute	Value	Type	Expression
portAddress	0xF0C00000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.21 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: AC97

4.21.1 Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

4.21.2 Licensing

Open Source Apache 2.0

4.21.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.21.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 26. Configuration options (attributes) set for instance 'AC97'

Attribute	Value	Type	Expression
portAddress	0xF0D00000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.22 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: SDC

4.22.1 Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 32 of 42

4.22.2 Licensing

Open Source Apache 2.0

4.22.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.22.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 27. Configuration options (attributes) set for instance 'SDC'

Attribute	Value	Type	Expression
portAddress	0xF0E00000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

4.23 Peripheral [ovpworld.org/peripheral/trap/1.0] instance: SPI2

4.23.1 Description

Open a port and allocate a region that is defined by parameters.
The region can be configured to act as standard memory or can report read/write accesses.

4.23.2 Licensing

Open Source Apache 2.0

4.23.3 Limitations

This peripheral cannot be used in a hardware description used to generate a TLM platform.

4.23.4 Reference

This is not based upon the operation of a real device but is intended to be used for bring up and development of new virtual platforms.

Table 28. Configuration options (attributes) set for instance 'SPI2'

Attribute	Value	Type	Expression
portAddress	0xF0F00000	uns32	
portSize	0x1000	uns32	
cbEnable	1	bool	

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 33 of 42

5.0 Overview of Imperas OVP Virtual Platforms

This document provides the details of the usage of an Imperas OVP Virtual Platform / Module. The first half of the document covers specifics of this particular virtual platform / module.

This second part of the document, includes information about Imperas OVP virtual platforms and modules, how they are built and used.

The Imperas virtual platforms are designed to provide a base for you to run high-speed software simulations of CPU-based SoCs and platforms on any suitable PC. They are typically based on the functionality of vendors fixed or evaluation platforms, enabling you to simulate software on these reference platforms. Typically virtual platforms are fixed and require the vendor to modify or extend them. Imperas virtual platforms are different in that they enable you to extend the functionality of the virtual platform, to closer reflect your own platform, by adding more component models, running different operating systems or adding additional applications.

Imperas virtual platforms are created using the Imperas iGen technology, allowing them to be used with Imperas OVP based simulators and also with Accellera/OSCI compliant SystemC simulators and commercial EDA System Design environments that use SystemC.

Virtual platforms include simulation models of the target devices, including the processor model(s) for the target device plus enough peripheral models to boot an operating system or run bare metal applications. The platform and the peripheral models used in most of the virtual platforms are open source, so that you can easily add new models to the platform as well as modify the existing models. Some models are only provided as binary, normally because the IP owner has restricted the release of the model source. In this case, please contact Imperas for more information.

There are typically several generic flavors of the virtual platforms for specific processor families, some targeting full operating systems, such as Linux, and some which focus on Real Time Operating Systems (RTOS) such as Mentor Nucleus or freeRTOS. OVP models of the processor cores are included in the virtual platforms, and for those processors which support mulitple cores SMP Linux is often supported for that virtual platform. For all of these virtual platforms, many of the peripheral components of the platform are modeled, often including the Ethernet and USB components. The semi-hosting capability of the Imperas virtual platform simulator products enables connection via the Ethernet and USB components from the virtual platform to the real world via the x86 host machine.

The Imperas OVP CPU models are written using the OVP Virtual Machine Interface (VMI) API that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. The processor models are Instruction Accurate and do not model the detailed cycle timing of the processor and they implement functionality at the level of a Programmers View of the processor and peripherals and the software running on them does not know it is not running on hardware. Many models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore

and modify the model. The models are run through an extensive QA and regression testing process and most processor model families are validated using technology provided by the processor IP owners. All the models in this platform are developed with the Open Virtual Platforms APIs and are implemented in C. A platform can be modeled as different levels of hierarchy using separately describable and compilable modules.

More information on modeling and APIs can be found on the www.OVPworld.org site.

6.0 Getting Started with Imperas OVP Virtual Platforms

Virtual platforms are downloadable from the OVPworld website OVPworld.org/downloads. You need to browse and look for '<platform processor name> Examples'. You do need to be registered and logged in on the OVP site to download. OVPworld currently provides 32 bit host versions of packages containing virtual platforms.

When downloading, choose, Linux or Windows host. 32 bit packages can be installed and executed on 32 bit or 64 bit hosts. If you require a 64 bit host version please contact Imperas.

For example, for the ARM Versatile Express platform booting Linux on Cortex-A15MP Single, Dual, and Quad core procesors, you would want the download package: 'OVPsim_demo_Linux_ArmVersatileExpress_arm_Cortex-A15MP'.

Most virtual platform packages contain the platform and all the processor and peripheral models needed. You will need to download a simulator to run the platform. You can use OVPsim, downloadable from OVPworld.org/downloads, or you can use one of the Imperas simulators (imperas.com/products) available commercially from Imperas.

7.0 Simulating Software

7.1 Getting a license key to run

After you have downloaded you will need a runtime license key before the simulators will run. For OVPsim please visit OVPworld.org/likey and provide the required information and an evaluation/demo license key will be automatically sent to you. If you are using Imperas, then please contact Imperas for a license key.

7.2 Normal runs

To run a platform, read the section below on command line control of the platform and the section on setting command line arguments.

7.3 Loading Software

For most virtual platforms the platform is already configured to run the default software application/program and there is normally a script to run that sets some arguments. You can then copy/edit this script to select your own applications etc.

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 35 of 42

The example application programs are typically .elf format files and are provided pre-compiled. There are normally makefiles and associated scripts to recompile the example applications.

To find more information about compiling and loading software, the following document should be looked at: Imperas_Installation_and_Getting_Started.pdf.

7.4 Semihosting

In a virtual platform, semihosting is not normally used as there is normally hardware that implements the appropriate functionality - for example I/O will be handled by UARTs etc.

7.5 Using a terminal (UART)

If the platform includes one or more UARTs you will need to connect a terminal program to it so that you can see output and type into the simulated program. Review the list of peripherals below and see what configuration options it has been set with. In most cases there is an option to set to instruct the simulator to 'pop up' a terminal window connected to the simulated UART.

7.6 Interacting with the simulation (keyboard and mouse)

If the platform has a simulated UART you can normally set a command to get the simulator to pop up a terminal window allowing you to see output from the simulated UART and also allowing you to type characters into the UART that can be processed by the simulated software.

If your simulated platform has an LCD device then you can often configure it to recognize mouse movements and mouse clicks - allowing full interaction.

To see these interactions in action, have a look at some of the available videos available at OVPworld.org/demosandvideos.

7.7 More Information (Documentation) on Simulation

To find more information about running simulations and more of the options the simulators provide, the following documents should be looked at:
Imperas_Installation_and_Getting_Started.pdf
Simulation_Control_of_Platforms_and_Modules_User_Guide.pdf
Advanced_Simulation_Control_of_Platforms_and_Modules_User_Guide.pdf
OVP_Control_File_User_Guide.pdf

A full list of the currently available OVP documentation is available: OVPworld.org/documentation.

8.0 Debugging Software running on an Imperas OVP Virtual Platform

The Imperas and OVP simulators have several different interfaces to debuggers. These include several proprietary formats and also the standard GNU RSP format is supported allowing many compatible debuggers to be used. Below are some examples that Imperas directly support.

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 36 of 42

8.1 Debugging with GDB

A GNU debugger (GDB) can be connected to a processor in a platform using the RSP protocol. This allows the application program running on a processor to be debugged using a specific GDB for the processor selected. When using the Imperas Professional products many connections can be made allowing a GDB to be connected to all the processors in the platform.

The use of GDB is documented: OVPsim_Debugging_Applications_with_GDB_User_Guide.pdf.

8.2 Debugging with Imperas M*DBG

The Imperas multi-processor debugger can be connected to a platform and through this connection you can debug application programs running on all of the processors instanced within the platform. It is also capable, within this single unified environment, to debug peripheral model behavioral code in conjunction with the processor application programs.

For more information please see the Imperas M*DBG user guide.

The Imperas multi-processor debugger is also capable of controlling the Imperas Verification Analysis aand Profiling (VAP) tools in real time, making them invaluable to application program development, debugging and analysis.

For more information please see the Imperas VAP tools user guide.

8.3 Debugging with the Imperas eGui and GDB

Imperas eGui gives a GUI front end to the use of the GDB debugger. It allows use of all the features of GDB including source level application program debugging on processors.

8.4 Debugging with the Imperas eGui and M*DBG

Imperas eGui gives a GUI front end to the Imperas multi-processor debugger. It provides all the features of this debugger but does so with source level application program debugging on processors and source level debugging of the behavioral code on peripheral components in the platform. A context view shows all the processor and peripheral components within the platform and allows switching between them to examine the state of each at the event at which the simulation was stopped

Imperas eGui provides a menu from which the Imperas VAP tools can be controlled.

8.5 Debugging with Imperas eGui and Eclipse

Imperas provide a GUI based on Eclipse called eGui. This provides a GUI front end to use with a standard GDB or the Imperas MPD (Multi-Processor Debugger).

The use of eGui is documented: eGui_Eclipse_User_Guide.pdf.

A standard Eclipse CDT development environment can be connected to one or more processors in a

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 37 of 42

platform (multiple processors require an Imperas professional product). The simulation platform is started remotely or using the external tool feature in Eclipse, opens a debug port and awaits the connection with Eclipse. All features provided by the Eclipse CDT development environment are available to be used to debug software applications executing on the processors in the platform.

The use of Eclipse is documented: OVPsim_Debugging_Applications_with_Eclipse_User_Guide.pdf.

8.6 Debugging applications running under a simulated operating system
If the simulated platform is running an Operating System and the platform has a UART or Ethernet etc connection then it is often possible to connect an external debugger and debug the applications running under the simulated operating system.

An example would be a simulated platform running the Linux operating system, such as the MIPS Malta, or ARM Versatile Express. Within the simulated Linux you can start a gdbserver that connects from within the simulation through a UART out to the host PC via a port. Within the host PC you start a terminal program and connect to the port with a debugger such as GDB and can then debug the simulated user application.

9.0 Modifying the Platform / Module

9.1 Platforms / Modules use C/C++ and OVP APIs
The Imperas and OVP simulators execute a platform / module that is written in C/C++ and that makes function calls into the simulator's APIs. Thus the virtual platform / module is compiled from C/C++ into a binary shared object that the simulator loads and runs. OVP provides the definition and documentation that defines the C APIs for modeling the platforms, modules, the peripherals, and the processors. You can find more information about these APIs on the OVP website and in the OVP API documentation.

9.2 Platforms/Modules/Peripherals can be easily built with iGen from Imperas
Imperas provides a product 'iGen' that takes an input script file and creates the C/C++ files needed for platforms, modules, and peripherals - it creates the C/C++ file that is compiled into the platform, module or peripheral that is needed as an object file by the simulator. iGen creates the C/C++ files, you then need to add any necessary behaviors or further details etc. For platforms iGen creates either a C platform or a C++ SystemC TLM2 platform. For peripherals or modules iGen creates the C files and also provides a native C++ SystemC TLM2 interface to allow the peripheral/module to be instantiated in SystemC TLM2 platforms.

Information on iGen is available from: imperas.com/products.

9.3 Re-configuring the platform
There will nornmally be several configuration options that you can set when running the platform without the neeed to change any source. Refer to the section above on command line arguments. If these do not allow you to make the changes you need, then you may need to edit and recompile the source of the platform.

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 38 of 42

The source of the platform, modules, and the source of the peripherals will be installed as part of the packages you are using. The sources are located in the Imperas/OVP installation VLNV source tree. The VLNV term refers to: Vendor (eg arm.ovpworld.org), Library (eg platform), Name, (eg ArmVersatileExpress-CA15), and Version (eg 1.0). To modify the platform, locate the platform source files.

If you are an Imperas user and have access to iGen, we recommend you modify the source script files and regenerate and recompile the C that makes up the platform. Refer to the Imperas iGen model generator guide and the Imperas platform generator guide.

If you are using the C or SystemC TLM2 platforms with OVPsim, then you can edit the C/C++ files, recompile the source directly using the supplied makefiles, and the run the simulator directly with the resultant shared object.

9.4 Replacing peripherals components
If you need to replace peripherals, find the appropriate place in the source of the platform, make the change you need, and recompile etc. Look in the library for documentation on available peripherals and their configuration options.

9.5 Adding new peripherals components
If you need to add peripherals, find the appropriate place in the source, make the additions you need, and recompile etc. Look in the library for documentation on available peripherals and their configuration options.

If you need to create new peripheral components then use iGen to very quickly create the necessary C/C++ files that get you started. With iGen you can create peripherals with register/memory state in a few lines of iGen source. When adding behavior to the peripherals refer to the OVP API documentation.

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 39 of 42

10.0 Available Virtual Platforms

Table 29. Imperas / OVP Extendable Platform Kits (13 available)

Name	Vendor
AlteraCycloneIII_3c120	altera.ovpworld.org
AlteraCycloneV_HPS	altera.ovpworld.org
ArmIntegratorCP	arm.ovpworld.org
ArmVersatileExpress	arm.ovpworld.org
ArmVersatileExpress-CA15	arm.ovpworld.org
ArmVersatileExpress-CA9	arm.ovpworld.org
AtmelAT91SAM7	atmel.ovpworld.org
FreescaleKinetis60	freescale.ovpworld.org
FreescaleKinetis64	freescale.ovpworld.org
FreescaleVybridVFxx	freescale.ovpworld.org
MipsMalta	mips.ovpworld.org
RenesasUPD70F3441	renesas.ovpworld.org
XilinxML505	xilinx.ovpworld.org

Table 30. Imperas General Virtual Platforms (6 available)

Name	Vendor
arm-ti-eabi	arm.imperas.com
armm-ti-coff	arm.imperas.com
armm-ti-eabi	arm.imperas.com
HeteroAlteraCycloneV_HPS_CycloneIII_3c120	imperas.ovpworld.org
HeteroArmNucleusMIPSLinux	imperas.ovpworld.org
SiFiveFU540	imperas.ovpworld.org

Table 31. Imperas Modules (component of other platforms) (55 available)

Name	Vendor
AlteraCycloneIII_3c120	altera.ovpworld.org
AlteraCycloneV_HPS	altera.ovpworld.org
AE350	andes.ovpworld.org
ARMv8-A-FMv1	arm.ovpworld.org
ArmIntegratorCP	arm.ovpworld.org
ArmVersatileExpress	arm.ovpworld.org
ArmVersatileExpress-CA15	arm.ovpworld.org
ArmVersatileExpress-CA9	arm.ovpworld.org
AtmelAT91SAM7	atmel.ovpworld.org
ArmCortexMFreeRTOS	imperas.ovpworld.org
ArmCortexMuCOS-II	imperas.ovpworld.org
ArmuKernel	imperas.ovpworld.org
ArmuKernelDual	imperas.ovpworld.org
BareMetalMIPS	imperas.ovpworld.org
Dual_ARMv8-A-FMv1_VLAN	imperas.ovpworld.org
Hetero_1xArm_3xMips32	imperas.ovpworld.org
Hetero_ARM_RISCV_NeuralNetwork	imperas.ovpworld.org

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 40 of 42

Hetero_ARMv8-A-FMv1_Cortex-M3	imperas.ovpworld.org
Hetero_ARMv8-A-FMv1_MIPS_microAptiv	imperas.ovpworld.org
Hetero_AlteraCycloneV_HPS_AlteraCycloneIII_3c120	imperas.ovpworld.org
Hetero_ArmIntegratorCP_XilinxMicroBlaze	imperas.ovpworld.org
Hetero_ArmVersatileExpress_MipsMalta	imperas.ovpworld.org
Hetero_ArmVersatileExpress_XilinxMicroBlaze	imperas.ovpworld.org
Quad_ArmVersatileExpress-CA15	imperas.ovpworld.org
RiscvRV32FreeRTOS	imperas.ovpworld.org
MipsMalta	mips.ovpworld.org
iMX6S	nxp.ovpworld.org
RenesasUPD70F3441	renesas.ovpworld.org
ghs-multi	renesas.ovpworld.org
virtio	riscv.ovpworld.org
FaultInjection	safepower.ovpworld.org
PublicDemonstrator	safepower.ovpworld.org
Zynq_PL_DualMicroblaze	safepower.ovpworld.org
Zynq_PL_NoC	safepower.ovpworld.org
Zynq_PL_NoC_node	safepower.ovpworld.org
Zynq_PL_NostrumNoC	safepower.ovpworld.org
Zynq_PL_NostrumNoC_node	safepower.ovpworld.org
Zynq_PL_RO	safepower.ovpworld.org
Zynq_PL_SingleMicroblaze	safepower.ovpworld.org
Zynq_PL_TTELNoC	safepower.ovpworld.org
Zynq_PL_TTELNoC_node	safepower.ovpworld.org
Zynq_PL_TTELNoC_processing_node_public_demonstrator	safepower.ovpworld.org
Zynq_PL_TTELNoC_public_demonstrator	safepower.ovpworld.org
Zynq_PL_TTELNoC_sensor_actor_node_public_demonstrator	safepower.ovpworld.org
FU540	sifive.ovpworld.org
S51CC	sifive.ovpworld.org
coreip-s51-arty	sifive.ovpworld.org
coreip-s51-rtl	sifive.ovpworld.org
dualFifo	vendor.com
XilinxML505	xilinx.ovpworld.org
Zynq	xilinx.ovpworld.org
Zynq_PL_Default	xilinx.ovpworld.org
Zynq_PS	xilinx.ovpworld.org
zc702	xilinx.ovpworld.org
zc706	xilinx.ovpworld.org

Table 32. Imperas / OVP Bare Metal Virtual Platforms (22 available)

Name	Vendor
BareMetalNios_IISingle	altera.ovpworld.org
BareMetalArcSingle	arc.ovpworld.org
BareMetalArm7Single	arm.ovpworld.org
BareMetalArmCortexADual	arm.ovpworld.org
BareMetalArmCortexASingle	arm.ovpworld.org
BareMetalArmCortexASingleAngelTrap	arm.ovpworld.org
BareMetalArmCortexMSingle	arm.ovpworld.org

www.imperas.com

ArmCortexMFreeRTOS	imperas.ovpworld.org
ArmCortexMuCOS-II	imperas.ovpworld.org
BareMetalArmx1Mips32x3	imperas.ovpworld.org
Or1kUclinux	imperas.ovpworld.org
BareMetalM14KSingle	mips.ovpworld.org
BareMetalMips32Dual	mips.ovpworld.org
BareMetalMips32Single	mips.ovpworld.org
BareMetalMips64Single	mips.ovpworld.org
BareMetalMipsDual	mips.ovpworld.org
BareMetalMipsSingle	mips.ovpworld.org
BareMetalOr1kSingle	ovpworld.org
BareMetalM16cSingle	posedgesoft.ovpworld.org
BareMetalPowerPc32Single	power.ovpworld.org
BareMetalV850Single	renesas.ovpworld.org
ghs-multi	renesas.ovpworld.org

#

Copyright (c) 2021 Imperas Software Limited   www.imperas.com

OVP License. Release 20211118.0   Page 42 of 42