

## OVP Guide to Using Processor Models

# Model specific information for Codasip\_A70XP-MP

Imperas Software Limited Imperas Buildings, North Weston Thame, Oxfordshire, OX9 2HA, U.K. docs@imperas.com



Author	Imperas Software Limited
Version	20211118.0
Filename	OVP_Model_Specific_Information_codasip_riscv_A70XP-MP.pdf
Created	31 December 2021
Status	OVP Standard Release

### Copyright Notice

Copyright (c) 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

### Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

### Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

### Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

# Contents

1 Ove	rview 1				
1.1	Descrip	o <mark>tion</mark>	1		
1.2	Licensi	ng	1		
1.3	Extens	ions	2		
	1.3.1	Extensions Enabled by Default	2		
	1.3.2	Enabling Other Extensions	2		
	1.3.3	Disabling Extensions	3		
1.4	Genera	l Features	3		
	1.4.1	Multicore Features	3		
	1.4.2	mtvec CSR	4		
	1.4.3	stvec CSR	4		
	1.4.4	Reset	4		
	1.4.5	NMI	4		
	1.4.6	WFI	5		
	1.4.7	cycle CSR	5		
		time CSR	5		
		instret CSR	5		
		hpmcounter CSRs	5		
		Virtual Memory	5		
		Unaligned Accesses	6		
		PMP	6		
		LR/SC Granule	6		
1.5		essed Extension	6		
1.6	_	g Point Features	6		
1.7		ged Architecture	7		
		Legacy Version 1.10	7		
		Version 20190608	7		
		Version master	7		
1.8		ileged Architecture	8		
	_	Legacy Version 2.2	8		
		Version 20191213	8		
1.9	_	xtension	8		
		DSP Extension Versions	8		
		Version 0.5.2	9		
		Version 0.9.6	9		
1 10		Extensions	9		
1.10		7mmul	0		

		1.10.2 Zicsr	9
		1.10.3 Zifencei	10
		1.10.4 Zicbom	10
		1.10.5 Zicbop	10
		1.10.6 Zicboz	10
		1.10.7 Svnapot	10
		1.10.8 Svpbmt	10
			11
			11
		,	11
			12
		1	12
		Debug Mode	
		1.14.1 Debug State Entry	13
		1.14.2 Debug State Exit	13
		1.14.3 Debug Registers	14
		1.14.4 Debug Mode Execution	14
		1.14.5 Debug Single Step	14
		1.14.6 Debug Ports	14
	1.15	Debug Mask	15
	1.16	Integration Support	15
		1.16.1 CSR Register External Implementation	15
		1.16.2 LR/SC Active Address	15
		1.16.3 Page Table Walk Introspection	15
		1.16.4 Artifact Register "fflags_i"	16
		Limitations	16
			16
			17
	1110		
<b>2</b>	Conf	figuration	18
		~	18
	2.2	GDB Path	18
		Semi-Host Library	18
		Processor Endian-ness	
			18
		Processor ELF code	
	2.0	Trocosor Edit code	10
3	All V	Variants in this model	19
4	Bus	Master Ports	<b>2</b> 0
5	Bus	Slave Ports	<b>2</b> 1
6	Net	Ports	<b>22</b>
7	FIFC	) Ports	23
•	rire		20
8			24
	8.1	Parameters with enumerated types	27
		8.1.1 Parameter user_version	27

## Imperas OVP Fast Processor Model Documentation for Codasip\_A70XP-MP

		8.1.2	Parameter priv_version	. 27
		8.1.3	Parameter dsp_version	. 27
		8.1.4	Parameter rnmi_version	. 27
		8.1.5	Parameter mstatus_fs_mode	. 27
		8.1.6	Parameter debug_mode	. 28
		8.1.7	Parameter Zfinx_version	. 28
		8.1.8	Parameter Zcea_version	. 28
		8.1.9	Parameter Zceb_version	. 28
		8.1.10	Parameter Zcee_version	. 28
	8.2	Param	eter values	. 28
9	Exe	cution	Modes	32
<b>10</b>	Exc	eption	$\mathbf{s}$	33
11	Hier	rarchy	of the model	34
		-	1: SMP	
			2: Hart	
12	Mod	del Co	mmands	35
			1: SMP	
			isync	
			itrace	
	12.2		2: Hart	
		12.2.1	dumpTLB	. 36
			12.2.1.1 Argument description	. 36
		12.2.2	getCSRIndex	. 36
		12.2.3	isync	. 36
		12.2.4	itrace	. 36
		12.2.5	listCSRs	. 36
			12.2.5.1 Argument description	. 36
13	Reg	isters		37
-0			1: SMP	
			2: Hart	
	10.2		Core	
			Floating_point	
			User_Control_and_Status	
			Supervisor_Control_and_Status	
			Machine_Control_and_Status	
			Integration_support	

# Overview

This document provides the details of an OVP Fast Processor Model variant.

OVP Fast Processor Models are written in C and provide a C API for use in C based platforms. The models also provide a native interface for use in SystemC TLM2 platforms.

The models are written using the OVP VMI API that provides a Virtual Machine Interface that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. Most models are provided as a binary shared object and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model.

The models are run through an extensive QA and regression testing process and most model families are validated using technology provided by the processor IP owners. There is a companion document (OVP Guide to Using Processor Models) which explains the general concepts of OVP Fast Processor Models and their use. It is downloadable from the OVPworld website documentation pages.

## 1.1 Description

RISC-V A70XP-MP 64-bit processor model

## 1.2 Licensing

This Model is released under the Open Source Apache 2.0

### 1.3 Extensions

### 1.3.1 Extensions Enabled by Default

The model has the following architectural extensions enabled, and the corresponding bits in the misa CSR Extensions field will be set upon reset:

```
misa bit 0: extension A (atomic instructions)
misa bit 2: extension C (compressed instructions)
misa bit 3: extension D (double-precision floating point)
misa bit 5: extension F (single-precision floating point)
misa bit 8: RV32I/RV64I/RV128I base integer instruction set
misa bit 12: extension M (integer multiply/divide instructions)
misa bit 15: extension P (DSP instructions)
misa bit 18: extension S (Supervisor mode)
misa bit 20: extension U (User mode)
```

To specify features that can be dynamically enabled or disabled by writes to the misa register in addition to those listed above, use parameter "add\_Extensions\_mask". This is a string parameter containing the feature letters to add; for example, value "DV" indicates that double-precision floating point and the Vector Extension can be enabled or disabled by writes to the misa register, if supported on this variant. Parameter "sub\_Extensions\_mask" can be used to disable dynamic update of features in the same way.

Legacy parameter "misa\_Extensions\_mask" can also be used. This Uns32-valued parameter specifies all writable bits in the misa Extensions field, replacing any permitted bits defined in the base variant.

Note that any features that are indicated as present in the misa mask but absent in the misa will be ignored. See the next section.

### 1.3.2 Enabling Other Extensions

The following extensions are supported by the model, but not enabled by default in this variant:

```
misa bit 1: extension B (bit manipulation extension)
misa bit 4: RV32E base integer instruction set (embedded)
misa bit 7: extension H (hypervisor)
misa bit 10: extension K (cryptographic)
misa bit 13: extension N (user-level interrupts)
misa bit 21: extension V (vector extension)
misa bit 23: extension X (non-standard extensions present)
```

To add features from this list to the visible set in the misa register, use parameter "add\_Extensions". This is a string containing identification letters of features to enable; for example, value "DV" indicates that double-precision floating point and the Vector Extension should be enabled, if they are currently absent and are available on this variant.

Legacy parameter "misa\_Extensions" can also be used. This Uns32-valued parameter specifies the reset value for the misa CSR Extensions field, replacing any permitted bits defined in the base variant.

To add features from this list to the implicitly-enabled set (not visible in the misa register), use parameter "add\_implicit\_Extensions". This is a string parameter in the same format as the "add\_Extensions" parameter described above.

### 1.3.3 Disabling Extensions

The following extensions are enabled by default in the model and can be disabled:

misa bit 0: extension A (atomic instructions)

misa bit 2: extension C (compressed instructions)

misa bit 3: extension D (double-precision floating point)

misa bit 5: extension F (single-precision floating point)

misa bit 12: extension M (integer multiply/divide instructions)

misa bit 15: extension P (DSP instructions)

misa bit 18: extension S (Supervisor mode)

misa bit 20: extension U (User mode)

To disable features that are enabled by default, use parameter "sub\_Extensions". This is a string containing identification letters of features to disable; for example, value "DF" indicates that double-precision and single-precision floating point extensions should be disabled, if they are enabled by default on this variant.

To remove features from this list from the implicitly-enabled set (not visible in the misa register), use parameter "sub\_implicit\_Extensions". This is a string parameter in the same format as the "sub\_Extensions" parameter described above.

### 1.4 General Features

### 1.4.1 Multicore Features

This is a multicore variant with 1 harts by default. The number of harts may be overridden with the "numHarts" parameter.

### 1.4.2 mtvec CSR

On this variant, the Machine trap-vector base-address register (mtvec) is writable. It can instead be configured as read-only using parameter "mtvec\_is\_ro".

Values written to "mtvec" are masked using the value 0xfffffffffffff. A different mask of writable bits may be specified using parameter "mtvec\_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec\_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec\_align" defaults to 0, implying no alignment constraint.

If parameter "mtvec\_sext" is True, values written to "mtvec" are sign-extended from the most-significant writable bit. In this variant, "mtvec\_sext" is False, indicating that "mtvec" is not sign-extended.

The initial value of "mtvec" is 0x0. A different value may be specified using parameter "mtvec" if required.

### 1.4.3 stvec CSR

Values written to "stvec" are masked using the value 0xfffffffffffff. A different mask of writable bits may be specified using parameter "stvec\_mask" if required. In addition, when Vectored interrupt mode is enabled, parameter "tvec\_align" may be used to specify additional hardware-enforced base address alignment. In this variant, "tvec\_align" defaults to 0, implying no alignment constraint.

If parameter "stvec\_sext" is True, values written to "stvec" are sign-extended from the most-significant writable bit. In this variant, "stvec\_sext" is False, indicating that "stvec" is not sign-extended.

### 1.4.4 Reset

On reset, the model will restart at address 0x0. A different reset address may be specified using parameter "reset\_address" or applied using optional input port "reset\_addr" if required.

### 1.4.5 NMI

On an NMI, the model will restart at address 0x0; a different NMI address may be specified using parameter "nmi\_address" or applied using optional input port "nmi\_addr" if required. The cause reported on an NMI is 0x0 by default; a different cause may be specified using parameter "ecode\_nmi" or applied using optional input port "nmi\_cause" if required.

If parameter "rnmi\_version" is not "none", resumable NMIs are supported, managed by additional CSRs "mnscratch", "mnepc", "mncause" and "mnstatus", following the indicated version of the Resumable NMI extension proposal. In this variant, "rnmi\_version" is "none".

### 1.4.6 WFI

WFI will halt the processor until an interrupt occurs. It can instead be configured as a NOP using parameter "wfi\_is\_nop". WFI timeout wait is implemented with a time limit of 0 (i.e. WFI causes an Illegal Instruction trap in Supervisor mode when mstatus.TW=1).

### 1.4.7 cycle CSR

The "cycle" CSR is implemented in this variant. Set parameter "cycle\_undefined" to True to instead specify that "cycle" is unimplemented and reads of it should cause Illegal Instruction traps.

### 1.4.8 time CSR

The "time" CSR is implemented in this variant. Set parameter "time\_undefined" to True to instead specify that "time" is unimplemented and reads of it should cause Illegal Instruction traps. Usually, the value of the "time" CSR should be provided by the platform - see notes below about the artifact "CSR" bus for information about how this is done.

### 1.4.9 instret CSR

The "instret" CSR is implemented in this variant. Set parameter "instret\_undefined" to True to instead specify that "instret" is unimplemented and reads of it should cause Illegal Instruction traps.

### 1.4.10 hpmcounter CSRs

"hpmcounter" CSRs are implemented in this variant. Set parameter "hpmcounter\_undefined" to True to instead specify that "hpmcounter" CSRs are unimplemented and reads of them should cause Illegal Instruction traps.

### 1.4.11 Virtual Memory

This variant supports address translation modes 0 (bare), 8 (Sv39), 9 (Sv48) and 10 (Sv57). Use parameter "Sv\_modes" to specify a bit mask of different implemented modes if required; for example, setting "Sv\_modes" to (1<<0)+(1<<8) indicates that mode 0 (bare) and mode 8 (Sv39) are implemented. These indices correspond to writable values in the satp.MODE CSR field.

A 0-bit ASID is implemented. Use parameter "ASID\_bits" to specify a different implemented ASID size if required.

TLB behavior is controlled by parameter "ASIDCacheSize". If this parameter is 0, then an unlimited number of TLB entries will be maintained concurrently. If this parameter is non-zero, then only TLB entries for up to "ASIDCacheSize" different ASIDs will be maintained concurrently initially; as new ASIDs are used, TLB entries for less-recently used ASIDs are deleted, which improves model performance in some cases. If the model detects that the TLB entry cache is too small

(entry ejections are very frequent), it will increase the cache size automatically. In this variant, "ASIDCacheSize" is 8.

### 1.4.12 Unaligned Accesses

Unaligned memory accesses are not supported by this variant. Set parameter "unaligned" to "T" to enable such accesses.

Unaligned memory accesses are not supported for AMO instructions by this variant. Set parameter "unalignedAMO" to "T" to enable such accesses.

### 1.4.13 PMP

A PMP unit is not implemented by this variant. Set parameter "PMP\_registers" to indicate that the unit should be implemented with that number of PMP entries.

### 1.4.14 LR/SC Granule

LR/SC instructions are implemented with a 1-byte reservation granule. A different granule size may be specified using parameter "lr\_sc\_grain".

### 1.5 Compressed Extension

Standard compressed instructions are present in this variant.

Parameter Zcea\_version is used to specify the version of Zcea instructions present. By default, Zcea\_version is set to "none" in this variant. Updates to this parameter require a commercial product license.

Parameter Zceb\_version is used to specify the version of Zceb instructions present. By default, Zceb\_version is set to "none" in this variant. Updates to this parameter require a commercial product license.

Parameter Zcee\_version is used to specify the version of Zcee instructions present. By default, Zcee\_version is set to "none" in this variant. Updates to this parameter require a commercial product license.

## 1.6 Floating Point Features

Half precision floating point is not implemented. Use parameter "Zfh" to enable this if required.

By default, the processor starts with floating-point instructions disabled (mstatus.FS=0). Use parameter "mstatus.FS" to force mstatus.FS to a non-zero value for floating-point to be enabled from the start.

The specification is imprecise regarding the conditions under which mstatus.FS is set to Dirty state (3). Parameter "mstatus\_fs\_mode" can be used to specify the required behavior in this model, as described below.

If "mstatus\_fs\_mode" is set to "always\_dirty" then the model implements a simplified floating point status view in which mstatus.FS holds values 0 (Off) and 3 (Dirty) only; any write of values 1 (Initial) or 2 (Clean) from privileged code behave as if value 3 was written.

If "mstatus\_fs\_mode" is set to "write\_1" then mstatus.FS will be set to 3 (Dirty) by any explicit write to the fflags, frm or fcsr control registers, or by any executed instruction that writes an FPR, or by any executed floating point compare or conversion to integer/unsigned that signals a floating point exception. Floating point compare or conversion to integer/unsigned instructions that do not signal an exception will not set mstatus.FS.

If "mstatus\_fs\_mode" is set to "write\_any" then mstatus.FS will be set to 3 (Dirty) by any explicit write to the fflags, frm or fcsr control registers, or by any executed instruction that writes an FPR, or by any executed floating point compare or conversion even if those instructions do not signal a floating point exception.

In this variant, "mstatus\_fs\_mode" is set to "write\_1".

## 1.7 Privileged Architecture

This variant implements the Privileged Architecture with version specified in the References section of this document. Note that parameter "priv\_version" can be used to select the required architecture version; see the following sections for detailed information about differences between each supported version.

### 1.7.1 Legacy Version 1.10

1.10 version of May 7 2017.

### 1.7.2 Version 20190608

Stable 1.11 version of June 8 2019, with these changes compared to version 1.10:

- mcountinhibit CSR defined;
- pages are never executable in Supervisor mode if page table entry U bit is 1;
- mstatus.TW is writable if any lower-level privilege mode is implemented (previously, it was just if Supervisor mode was implemented);

### 1.7.3 Version master

Unstable master version corresponding to evolving 1.12 specification, with these changes compared to version 20190608:

- mstatush, mseccfg, mseccfgh, menvcfg, menvcfgh, senvcfg, henvcfgh and mconfigptr CSRs defined:
- xret instructions clear mstatus.MPRV when leaving Machine mode if new mode is less privileged than M-mode;
- maximum number of PMP registers increased to 64;
- data endian is now configurable.

### 1.8 Unprivileged Architecture

This variant implements the Unprivileged Architecture with version specified in the References section of this document. Note that parameter "user\_version" can be used to select the required architecture version; see the following sections for detailed information about differences between each supported version.

### 1.8.1 Legacy Version 2.2

2.2 version of May 7 2017.

### 1.8.2 Version 20191213

Stable 20191213-Base-Ratified version of December 13 2019, with these changes compared to version 2.2:

- floating point fmin/fmax instruction behavior modified to comply with IEEE 754-201x.
- numerous other optional behaviors can be separately enabled using Z-prefixed parameters.

### 1.9 DSP Extension

This variant implements the DSP extension with version specified in the References section of this document. Note that parameter "dsp\_version" can be used to select the required version of this extension.

### 1.9.1 DSP Extension Versions

The DSP Extension specification has been under active development. To enable simulation of hardware that may be based on an older version of the specification, the model implements behavior for a number of versions of the specification. The differing features of these are listed below, in chronological order.

### 1.9.2 Version 0.5.2

Stable 0.5.2 version of July 8 2019.

### 1.9.3 Version 0.9.6

Stable 0.9.6 version of September 8 2021, with these changes compared to version 0.5.2:

- major opcode is changed from 11111111 to 1110111;
- use of misaligned (odd-numbered) registers for RV32 64-bit instructions is reserved;
- regardless of endianness, for RV32 64-bit instructions the lower-numbered register holds the loworder bits, and the higher-numbered register holds the high-order bits;
- when an RV32 64-bit result is written to x0, the entire write takes no effect;
- when x0 is used as an RV32 64-bit operand, the entire operand is zero;
- changed ucode (0x801) CSR to vxsat CSR (0x009);
- CLO and SWAP16 instructions have been removed;
- modified encoding and field layout of BPICK instruction;
- modified minor encodings of STAS16, RSTAS16, KSTAS16, URSTAS16, UKSTAS16, STSA16, RSTSA16, KSTSA16, URSTSA16, UKSTSA16, UKSTSA16, UKSTSA16, UKSTSA32, RSTAS32, UKSTAS32, UKSTSA32, RSTSA32, KSTSA32, URSTSA32 and UKSTSA32.

### 1.10 Other Extensions

Other extensions that can be configured are described in this section.

#### 1.10.1 Zmmul

Parameter "Zmmul" is 0 on this variant, meaning that all multiply and divide instructions are implemented. if "Zmmul" is set to 1 then multiply instructions are implemented but divide and remainder instructions are not implemented.

### 1.10.2 Zicsr

Parameter "Zicsr" is 1 on this variant, meaning that standard CSRs and CSR access instructions are implemented. if "Zicsr" is set to 0 then standard CSRs and CSR access instructions are not implemented and an alternative scheme must be provided as a processor extension.

### 1.10.3 Zifencei

Parameter "Zifencei" is 1 on this variant, meaning that the fence.i instruction is implemented (but treated as a NOP by the model). if "Zifencei" is set to 0 then the fence.i instruction is not implemented.

#### 1.10.4 **Zicbom**

Parameter "Zicbom" is 0 on this variant, meaning that code block management instructions are undefined. if "Zicbom" is set to 1 then code block management instructions cbo.clean, cbo.flush and cbo.inval are defined.

If Zicbom is present, the cache block size is given by parameter "cmomp\_bytes". The instructions may cause traps if used illegally but otherwise are NOPs in this model.

### 1.10.5 Zicbop

Parameter "Zicbop" is 0 on this variant, meaning that prefetch instructions are undefined. if "Zicbop" is set to 1 then prefetch instructions prefetch.i, prefetch.r and prefetch.w are defined (but behave as NOPs in this model).

#### 1.10.6 Zicboz

Parameter "Zicboz" is 0 on this variant, meaning that the cbo.zero instruction is undefined. if "Zicboz" is set to 1 then the cbo.zero instruction is defined.

If Zicboz is present, the cache block size is given by parameter "cmoz\_bytes".

### 1.10.7 Synapot

Parameter "Svnapot\_page\_mask" is 0x0 on this variant, meaning that NAPOT Translation Contiguity is not implemented. if "Svnapot\_page\_mask" is non-zero then NAPOT Translation Contiguity is enabled for page sizes indicated by that mask value when page table entry bit 63 is set.

If Svnapot is present, "Svnapot\_page\_mask" is a mask of page sizes for which contiguous pages can be created. For example, a value of 0x10000 implies that 64KiB contiguous pages are supported.

### 1.10.8 Sypbmt

Parameter "Svpbmt" is 0 on this variant, meaning that page-based memory types are not implemented. if "Svpbmt" is set to 1 then page-based memory types are indicated by page table entry bits 62:61.

Note that except for their effect on Page Faults, the encoded memory types do not alter the behavior of this model, which always implements strongly-ordered non-cacheable semantics.

### 1.10.9 Svinval

Parameter "Svinval" is 0 on this variant, meaning that fine-grained address-translation cache invalidation instructions are not implemented. if "Svinval" is set to 1 then fine-grained address-translation cache invalidation instructions sinval.vma, sfence.w.inval and sfence.inval.ir are implemented.

## 1.11 Load-Reserved/Store-Conditional Locking

By default, LR/SC locking is implemented automatically by the model and simulator, with a reservation granule defined by the "lr\_sc\_grain" parameter. It is also possible to implement locking externally to the model in a platform component, using the "LR\_address", "SC\_address" and "SC\_valid" net ports, as described below.

The "LR\_address" output net port is written by the model with the address used by a load-reserved instruction as it executes. This port should be connected as an input to the external lock management component, which should record the address, and also that an LR/SC transaction is active.

The "SC\_address" output net port is written by the model with the address used by a store-conditional instruction as it executes. This should be connected as an input to the external lock management component, which should compare the address with the previously-recorded load-reserved address, and determine from this (and other implementation-specific constraints) whether the store should succeed. It should then immediately write the Boolean success/fail code to the "SC\_valid" input net port of the model. Finally, it should update state to indicate that an LR/SC transaction is no longer active.

It is also possible to write zero to the "SC<sub>-</sub>valid" input net port at any time outside the context of a store-conditional instruction, which will mark any active LR/SC transaction as invalid.

Irrespective of whether LR/SC locking is implemented internally or externally, taking any exception or interrupt or executing exception-return instructions (e.g. MRET) will always mark any active LR/SC transaction as invalid.

## 1.12 Active Atomic Operation Indication

The "AMO\_active" output net port is written by the model with a code indicating any current atomic memory operation while the instruction is active. The written codes are:

0: no atomic instruction active

- 1: AMOMIN active
- 2: AMOMAX active
- 3: AMOMINU active
- 4: AMOMAXU active
- 5: AMOADD active

- 6: AMOXOR active
- 7: AMOOR active
- 8: AMOAND active
- 9: AMOSWAP active
- 10: LR active
- 11: SC active

### 1.13 Interrupts

The "reset" port is an active-high reset input. The processor is halted when "reset" goes high and resumes execution from the reset address specified using the "reset\_address" parameter or "reset\_addr" port when the signal goes low. The "mcause" register is cleared to zero.

The "nmi" port is an active-high NMI input. The processor resumes execution from the address specified using the "nmi\_address" parameter or "nmi\_addr" port when the NMI signal goes high. The "mcause" register is cleared to zero.

All other interrupt ports are active high. For each implemented privileged execution level, there are by default input ports for software interrupt, timer interrupt and external interrupt; for example, for Machine mode, these are called "MSWInterrupt", "MTimerInterrupt" and "MExternalInterrupt", respectively. When the N extension is implemented, ports are also present for User mode. Parameter "unimp\_int\_mask" allows the default behavior to be changed to exclude certain interrupt ports. The parameter value is a mask in the same format as the "mip" CSR; any interrupt corresponding to a non-zero bit in this mask will be removed from the processor and read as zero in "mip", "mie" and "mideleg" CSRs (and Supervisor and User mode equivalents if implemented).

Parameter "external\_int\_id" can be used to enable extra interrupt ID input ports on each hart. If the parameter is True then when an external interrupt is applied the value on the ID port is sampled and used to fill the Exception Code field in the "mcause" CSR (or the equivalent CSR for other execution levels). For Machine mode, the extra interrupt ID port is called "MExternalInterruptID".

The "deferint" port is an active-high artifact input that, when written to 1, prevents any pendingand-enabled interrupt being taken (normally, such an interrupt would be taken on the next instruction after it becomes pending-and-enabled). The purpose of this signal is to enable alignment with hardware models in step-and-compare usage.

## 1.14 Debug Mode

The model can be configured to implement Debug mode using parameter "debug\_mode". This implements features described in Chapter 4 of the RISC-V External Debug Support specification with version specified by parameter "debug\_version" (see References). Some aspects of this mode are not defined in the specification because they are implementation-specific; the model provides infrastructure to allow implementation of a Debug Module using a custom harness. Features added are described below.

Parameter "debug\_mode" can be used to specify three different behaviors, as follows:

- 1. If set to value "vector", then operations that would cause entry to Debug mode result in the processor jumping to the address specified by the "debug\_address" parameter. It will execute at this address, in Debug mode, until a "dret" instruction causes return to non-Debug mode. Any exception generated during this execution will cause a jump to the address specified by the "dexc\_address" parameter.
- 2. If set to value "interrupt", then operations that would cause entry to Debug mode result in the processor simulation call (e.g. opProcessorSimulate) returning, with a stop reason of OP\_SR\_INTERRUPT. In this usage scenario, the Debug Module is implemented in the simulation harness.
- 3. If set to value "halt", then operations that would cause entry to Debug mode result in the processor halting. Depending on the simulation environment, this might cause a return from the simulation call with a stop reason of OP\_SR\_HALT, or debug mode might be implemented by another platform component which then restarts the debugged processor again.

### 1.14.1 Debug State Entry

The specification does not define how Debug mode is implemented. In this model, Debug mode is enabled by a Boolean pseudo-register, "DM". When "DM" is True, the processor is in Debug mode. When "DM" is False, mode is defined by "mstatus" in the usual way.

Entry to Debug mode can be performed in any of these ways:

- 1. By writing True to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate), dcsr cause will be reported as trigger;
- 2. By writing a 1 then 0 to net "haltreq" (using opNetWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 3. By writing a 1 to net "resethaltreq" (using opNetWrite) while the "reset" signal undergoes a negedge transition, followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 4. By executing an "ebreak" instruction when Debug mode entry for the current processor mode is enabled by dcsr.ebreakm, dcsr.ebreaks or dcsr.ebreaku.

In all cases, the processor will save required state in "dpc" and "dcsr" and then perform actions described above, depending in the value of the "debug\_mode" parameter.

### 1.14.2 Debug State Exit

Exit from Debug mode can be performed in any of these ways:

- 1. By writing False to register "DM" (e.g. using opProcessorRegWrite) followed by simulation of at least one cycle (e.g. using opProcessorSimulate);
- 2. By executing an "dret" instruction when Debug mode.

In both cases, the processor will perform the steps described in section 4.6 (Resume) of the Debug specification.

### 1.14.3 Debug Registers

When Debug mode is enabled, registers "dcsr", "dpc", "dscratch0" and "dscratch1" are implemented as described in the specification. These may be manipulated externally by a Debug Module using opProcessorRegRead or opProcessorRegWrite; for example, the Debug Module could write "dcsr" to enable "ebreak" instruction behavior as described above, or read and write "dpc" to emulate stepping over an "ebreak" instruction prior to resumption from Debug mode.

### 1.14.4 Debug Mode Execution

The specification allows execution of code fragments in Debug mode. A Debug Module implementation can cause execution in Debug mode by the following steps:

- 1. Write the address of a Program Buffer to the program counter using opProcessorPCSet;
- 2. If "debug\_mode" is set to "halt", write 0 to pseudo-register "DMStall" (to leave halted state);
- 3. If entry to Debug mode was handled by exiting the simulation callback, call opProcessorSimulate or opRootModuleSimulate to resume simulation.

Debug mode will be re-entered in these cases:

- 1. By execution of an "ebreak" instruction; or:
- 2. By execution of an instruction that causes an exception.

In both cases, the processor will either jump to the debug exception address, or return control immediately to the harness, with stopReason of OP\_SR\_INTERRUPT, or perform a halt, depending on the value of the "debug\_mode" parameter.

### 1.14.5 Debug Single Step

When in Debug mode, the processor or harness can cause a single instruction to be executed on return from that mode by setting dcsr.step. After one non-Debug-mode instruction has been executed, control will be returned to the harness. The processor will remain in single-step mode until dcsr.step is cleared.

### 1.14.6 Debug Ports

Port "DM" is an output signal that indicates whether the processor is in Debug mode

Port "haltreq" is a rising-edge-triggered signal that triggers entry to Debug mode (see above).

Port "resethaltreq" is a level-sensitive signal that triggers entry to Debug mode after reset (see above).

### 1.15 Debug Mask

It is possible to enable model debug messages in various categories. This can be done statically using the "override\_debugMask" parameter, or dynamically using the "debugflags" command. Enabled messages are specified using a bitmask value, as follows:

Value 0x002: enable debugging of PMP and virtual memory state;

Value 0x004: enable debugging of interrupt state.

All other bits in the debug bitmask are reserved and must not be set to non-zero values.

## 1.16 Integration Support

This model implements a number of non-architectural pseudo-registers and other features to facilitate integration.

### 1.16.1 CSR Register External Implementation

If parameter "enable\_CSR\_bus" is True, an artifact 16-bit bus "CSR" is enabled. Slave callbacks installed on this bus can be used to implement modified CSR behavior (use opBusSlaveNew or icmMapExternalMemory, depending on the client API). A CSR with index 0xABC is mapped on the bus at address 0xABC0; as a concrete example, implementing CSR "time" (number 0xC01) externally requires installation of callbacks at address 0xC010 on the CSR bus.

### 1.16.2 LR/SC Active Address

Artifact register "LRSCAddress" shows the active LR/SC lock address. The register holds all-ones if there is no LR/SC operation active or if LR/SC locking is implemented externally as described above.

### 1.16.3 Page Table Walk Introspection

Artifact register "PTWStage" shows the active page table translation stage (0 if no stage active, 1 if HS-stage active, 2 if VS-stage active and 3 if G-stage active). This register is visibly non-zero only in a memory access callback triggered by a page table walk event.

Artifact register "PTWInputAddr" shows the input address of active page table translation. This register is visibly non-zero only in a memory access callback triggered by a page table walk event.

Artifact register "PTWLevel" shows the active level of page table translation (corresponding to index variable "i" in the algorithm described by Virtual Address Translation Process in the RISC-V Privileged Architecture specification). This register is visibly non-zero only in a memory access callback triggered by a page table walk event.

### 1.16.4 Artifact Register "fflags\_i"

If parameter "enable\_fflags\_i" is True, an 8-bit artifact register "fflags\_i" is added to the model. This register shows the floating point flags set by the current instruction (unlike the standard "fflags" CSR, in which the flag bits are sticky).

### 1.17 Limitations

Instruction pipelines are not modeled in any way. All instructions are assumed to complete immediately. This means that instruction barrier instructions (e.g. fence.i) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Caches and write buffers are not modeled in any way. All loads, fetches and stores complete immediately and in order, and are fully synchronous. Data barrier instructions (e.g. fence) are treated as NOPs, with the exception of any Illegal Instruction behavior, which is modeled.

Real-world timing effects are not modeled: all instructions are assumed to complete in a single cycle.

Hardware Performance Monitor registers are not implemented and hardwired to zero.

The TLB is architecturally-accurate but not device accurate. This means that all TLB maintenance and address translation operations are fully implemented but the cache is larger than in the real device.

This variant is under development. It defines only the RISCV extensions implemented.

No Codasip specific CSR initial values are included.

No Codasip specific extensions are implemented.

### 1.18 Verification

All instructions have been extensively tested by Imperas, using tests generated specifically for this model and also reference tests from https://github.com/riscv/riscv-tests.

Also reference tests have been used from various sources including:

https://github.com/riscv/riscv-tests

https://github.com/ucb-bar/riscv-torture

The Imperas OVPsim RISC-V models are used in the RISC-V Foundation Compliance Framework as a functional Golden Reference:

https://github.com/riscv/riscv-compliance

where the simulated model is used to provide the reference signatures for compliance testing. The Imperas OVPsim RISC-V models are used as reference in both open source and commercial instruction stream test generators for hardware design verification, for example:

http://valtrix.in/sting from Valtrix

https://github.com/google/riscv-dv from Google

The Imperas OVPsim RISC-V models are also used by commercial and open source RISC-V Core RTL developers as a reference to ensure correct functionality of their IP.

### 1.19 References

The Model details are based upon the following specifications:

RISC-V Instruction Set Manual, Volume I: User-Level ISA (User Architecture Version 2.2)

RISC-V Instruction Set Manual, Volume II: Privileged Architecture (Privileged Architecture Version 1.10)

RISC-V "P" DSP Extension (DSP Architecture Version 0.5.2)

— This is an initial configuration for the variant

# Configuration

### 2.1 Location

This model's VLNV is codasip.ovpworld.org/processor/riscv/1.0.

The model source is usually at:

\$IMPERAS\_HOME/ImperasLib/source/codasip.ovpworld.org/processor/riscv/1.0

The model binary is usually at:

\$IMPERAS\_HOME/lib/\$IMPERAS\_ARCH/ImperasLib/codasip.ovpworld.org/processor/riscv/1.0

### 2.2 GDB Path

The default GDB for this model is: \$IMPERAS\_HOME/lib/\$IMPERAS\_ARCH/gdb/riscv-none-embed-gdb.

## 2.3 Semi-Host Library

The default semi-host library file is riscv.ovpworld.org/semihosting/pk/1.0

### 2.4 Processor Endian-ness

This is a LITTLE endian model.

## 2.5 QuantumLeap Support

This processor is qualified to run in a QuantumLeap enabled simulator.

### 2.6 Processor ELF code

The ELF code supported by this model is: 0xf3.

# All Variants in this model

This model has these variants

Variant	Description
L10	
L30	
L30F	
L50	
L50F	
H50X	
H50XF	
A70X	
A70XP	
A70X-MP	
A70XP-MP	(described in this document)
A71X	

Table 3.1: All Variants in this model

# **Bus Master Ports**

This model has these bus master ports.

Name	min	max	Connect?	Description
INSTRUCTION	32	64	mandatory	Instruction bus
DATA	32	64	optional	Data bus

Table 4.1: Bus Master Ports

# **Bus Slave Ports**

This model has no bus slave ports.

# Net Ports

This model has these net ports.

Name	Type	Connect?	Description
hart0_reset	input	optional	Reset
hart0_reset_addr	input	optional	externally-applied reset address
hart0_nmi	input	optional	NMI
hart0_nmi_cause	input	optional	externally-applied NMI cause
hart0_nmi_addr	input	optional	externally-applied NMI address
hart0_SSWInterrupt	input	optional	Supervisor software interrupt
hart0_MSWInterrupt	input	optional	Machine software interrupt
hart0_STimerInterrupt	input	optional	Supervisor timer interrupt
hart0_MTimerInterrupt	input	optional	Machine timer interrupt
hart0_SExternalInterrupt	input	optional	Supervisor external interrupt
hart0_MExternalInterrupt	input	optional	Machine external interrupt
hart0_irq_ack_o	output	optional	interrupt acknowledge (pulse)
hart0_irq_id_o	output	optional	acknowledged interrupt id (valid during
			irq_ack_o pulse)
hart0_sec_lvl_o	output	optional	current privilege level
hart0_LR_address	output	optional	Port written with effective address for LR
			instruction
hart0_SC_address	output	optional	Port written with effective address for SC
			instruction
hart0_SC_valid	input	optional	SC_address valid input signal
hart0_AMO_active	output	optional	Port written with code indicating active
			AMO
hart0_deferint	input	optional	Artifact signal causing interrupts to be
			held off when high

Table 6.1: Net Ports

# FIFO Ports

This model has no FIFO ports.

# Formal Parameters

Name	Type	Description
Fundamental		*
variant	Enumeration	Selects variant (either a generic UISA or a specific model)
user_version	Enumeration	Specify required User Architecture version (2.2, 2.3, 20190305 or 20191213)
priv_version	Enumeration	Specify required Privileged Architecture version (1.10, 1.11, 20190405, 20190608 or master)
numHarts	Uns32	Specify the number of hart contexts in a multiprocessor
endian	Endian	Model endian
enable_expanded	Boolean	Specify that 48-bit and 64-bit expanded instructions are supported
endianFixed	Boolean	Specify that data endianness is fixed (mstatus.{MBE,SBE,UBE} fields are read-only)
misa_MXL	Uns32	Override default value of misa.MXL
misa_Extensions	Uns32	Override default value of misa. Extensions
$add_{-}Extensions$	String	Add extensions specified by letters to misa. Extensions (for example, specify "VD" to add V and D features)
sub_Extensions	String	Remove extensions specified by letters from misa. Extensions (for example, specify "VD" to remove V and D features)
misa_Extensions_mask	Uns32	Override mask of writable bits in misa. Extensions
add_Extensions_mask	String	Add extensions specified by letters to mask of writable bits in misa. Extensions (for example, specify "VD" to add V and D features)
sub_Extensions_mask String		Remove extensions specified by letters from mask of writable bits in misa. Extensions (for example, specify "VD" to remove V and D features)
add_implicit_Extensions	String	Add extensions specified by letters to implicitly-present extensions not visible in misa. Extensions
sub_implicit_Extensions	String	Remove extensions specified by letters from implicitly-present extensions not visible in misa. Extensions
Zicsr	Boolean	Specify that Zicsr is implemented
Zifencei	Boolean	Specify that Zifencei is implemented
Zicbom	Boolean	Specify that Zicbom is implemented
Zicbop	Boolean	Specify that Zicbop is implemented
Zicboz	Boolean	Specify that Zicboz is implemented
Zmmul	Boolean	Specify that Zmmul is implemented
DSP		
dsp_version	Enumeration	Specify required DSP Architecture version (0.5.2 or 0.9.6)
Interrupts_Exceptions		
rnmi_version	Enumeration	Specify required RNMI Architecture version (none or 0.2.1)
mtvec_is_ro	Boolean	Specify whether mtvec CSR is read-only
tvec_align	Uns32	Specify hardware-enforced alignment of mtvec/stvec/utvec when Vectored interrupt mode enabled
ecode_mask	Uns64	Specify hardware-enforced mask of writable bits in xcause. ExceptionCode

ecode_nmi	Uns64	Specify xcause.ExceptionCode for NMI
tval_zero	Boolean	Specify whether mtval/stval/utval are hard wired to zero
tval_zero_ebreak Boolean		Specify whether mtval/stval/utval are set to zero by an ebreak
tval_ii_code	Boolean	Specify whether mtval/stval contain faulting instruction bits on illegal
		instruction exception
trap_preserves_lr	Boolean	Whether a trap preserves active LR/SC state
xret_preserves_lr	Boolean	Whether an xret instruction preserves active LR/SC state
reset_address	Uns64	Override reset vector address
nmi_address	Uns64	Override NMI vector address
CLINT_address	Uns64	Specify base address of internal CLINT model (or 0 for no CLINT)
local_int_num	Uns32	Specify number of supplemental local interrupts
unimp_int_mask	Uns64	Specify mask of unimplemented interrupts (e.g. 1<<9 indicates Supervi-
F		sor external interrupt unimplemented)
force_mideleg	Uns64	Specify mask of interrupts always delegated to lower-priority execution level from Machine execution level
force_sideleg	Uns64	Specify mask of interrupts always delegated to User execution level from
S		Supervisor execution level
no_ideleg	Uns64	Specify mask of interrupts that cannot be delegated to lower-priority ex-
<u> </u>		ecution levels
no_edeleg	Uns64	Specify mask of exceptions that cannot be delegated to lower-priority execution levels
external_int_id	Boolean	Whether to add nets allowing External Interrupt ID codes to be forced
Floating_Point		
mstatus_fs_mode	Enumeration	Specify conditions causing update of mstatus.FS to dirty (write_1,
		write_any or always_dirty)
d_requires_f	Boolean	If D and F extensions are separately enabled in the misa CSR, whether D is enabled only if F is enabled
enable_fflags_i Boolean		Whether fflags_i artifact register present (shows per-instruction floating point flags)
mstatus_FS Uns32		Override default value of mstatus.FS (initial state of floating point unit)
Zfh	Boolean Specify that Zfh is implemented (IEEE half-precision f supported)	
Zfhmin	Boolean	Specify that Zfhmin is implemented (restricted IEEE half-precision floating point is supported)
Zfinx_version	Enumeration	Specify version of Zfinx implemented (use integer register file for floating point instructions) (none, 0.4 or 0.41)
Debug		
debug_mode	Enumeration	Specify how Debug mode is implemented (none, vector, interrupt or halt)
Simulation_Artifact		
use_hw_reg_names	Boolean	Specify whether to use hardware register names x0-x31 and f0-f31 instead of ABI register names
ABI_d	Boolean	Specify whether D registers are used for parameters (ABI SemiHosting)
verbose	Boolean	Specify verbose output messages
traceVolatile	Boolean	Specify whether volatile registers (e.g. minstret) should be shown in change trace
enable_CSR_bus	Boolean	Add artifact CSR bus port, allowing CSR registers to be externally implemented
CSR_remap String		Comma-separated list of CSR number mappings, each of the form <csr-name>=<number></number></csr-name>
ASID_cache_size Uns32		Specifies the number of different ASIDs for which TLB entries are cached; a value of 0 implies no limit
Memory		-
updatePTEA	Boolean	Specify whether hardware update of PTE A bit is supported
updatePTED	Boolean	Specify whether hardware update of PTE D bit is supported
unaligned	Boolean	Specify whether the processor supports unaligned memory accesses
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 0

unalignedAMO Boolean		Specify whether the processor supports unaligned memory accesses for AMO instructions
ASID_bits	Uns32	Specify the number of implemented ASID bits
lr_sc_grain Uns32		Specify byte granularity of ll/sc lock region (constrained to a power of two)
PMP_grain	Uns32	Specify PMP region granularity, G (0 =>4 bytes, 1 =>8 bytes, etc)
PMP_registers	Uns32	Specify the number of implemented PMP address registers
PMP_max_page	Uns32	Specify the maximum size of PMP region to map if non-zero (may improve
•		performance; constrained to a power of two)
PMP_decompose	Boolean	Whether unaligned PMP accesses are decomposed into separate aligned accesses
Sv_modes	Uns32	Specify bit mask of implemented address translation modes (e.g. $(1 << 0)+(1 << 8)$ indicates "bare" and "Sv39" modes may be selected in satp.MODE)
Svnapot_page_mask	Uns64	Specify mask of implemented Svnapot intermediate page sizes (e.g. 1<<16 means 64KiB contiguous regions are supported)
Svpbmt	Boolean	Specify that Sypbmt is implemented (page-based memory types)
Svinval	Boolean	Specify that Svinval is implemented (fine-grained address translation cache invalidation)
Instruction_CSR_Behavior	1	,
wfi_is_nop	Boolean	Specify whether WFI should be treated as a NOP (if not, halt while waiting for interrupts)
counteren_mask	Uns32	Specify hardware-enforced mask of writable bits in mcounteren/scoun-
		teren registers
noinhibit_mask Uns32		Specify hardware-enforced mask of always-zero bits in mcountinhibit register
cycle_undefined	Boolean	Specify that the cycle CSR is undefined
time_undefined	Boolean	Specify that the time CSR is undefined
instret_undefined	Boolean	Specify that the instret CSR is undefined
hpmcounter_undefined	Boolean	Specify that the hpmcounter CSRs are undefined
CSR_Masks		
mtvec_mask	Uns64	Specify hardware-enforced mask of writable bits in mtvec register
stvec_mask	Uns64	Specify hardware-enforced mask of writable bits in stvec register
mip_mask	Uns64	Specify hardware-enforced mask of writable bits in mip register
sip_mask	Uns64	Specify hardware-enforced mask of writable bits in sip register
mtvec_sext	Boolean	Specify whether mtvec is sign-extended from most-significant bit
stvec_sext	Boolean	Specify whether stree is sign-extended from most-significant bit
$MXL_{-}$ writable	Boolean	Specify that misa.MXL is writable (feature under development)
$SXL_{writable}$	Boolean	Specify that mstatus.SXL is writable (feature under development)
$UXL_{writable}$	Boolean	Specify that mstatus.UXL is writable (feature under development)
Trigger		
trigger_num	Uns32	Specify the number of implemented hardware triggers
CSR_Defauts		
mvendorid	Uns64	Override mvendorid register
marchid	Uns64	Override marchid register
mimpid	Uns64	Override mimpid register
mhartid	Uns64	Override mhartid register (or first mhartid of an incrementing sequence if this is an SMP variant)
mtvec	Uns64	Override mtvec register
Compressed		
Zcea_version	Enumeration	Specify version of Zcea implemented (code-size reduction extension) (none or $0.50.1$ )
Zceb_version	Enumeration	Specify version of Zceb implemented (code-size reduction extension) (none or $0.50.1$ )
Zcee_version	Enumeration	Specify version of Zcee implemented (code-size reduction extension) (none or 1.0.0-rc)

Fast_Interrupt		
CLICLEVELS	Uns32	Specify number of interrupt levels implemented by CLIC, or 0 if CLIC
		absent

Table 8.1: Parameters that can be set in: SMP

## 8.1 Parameters with enumerated types

### 8.1.1 Parameter user\_version

Set to this value	Description
2.2	User Architecture Version 2.2
2.3	Deprecated and equivalent to 20191213
20190305	Deprecated and equivalent to 20191213
20191213	User Architecture Version 20191213

Table 8.2: Values for Parameter user\_version

### 8.1.2 Parameter priv\_version

Set to this value	Description
1.10	Privileged Architecture Version 1.10
1.11	Deprecated and equivalent to 20190608
20190405	Deprecated and equivalent to 20190608
20190608	Privileged Architecture Version Ratified-IMFDQC-and-Priv-v1.11
master	Privileged Architecture Master Branch (1.12 draft)

Table 8.3: Values for Parameter priv\_version

### 8.1.3 Parameter dsp\_version

Set to this value	Description
0.5.2	DSP Architecture Version 0.5.2
0.9.6	DSP Architecture Version 0.9.6

Table 8.4: Values for Parameter dsp\_version

### 8.1.4 Parameter rnmi\_version

Set to this value	Description	
none	RNMI not implemented	
0.2.1	RNMI version 0.2.1	

Table 8.5: Values for Parameter rnmi\_version

### 8.1.5 Parameter mstatus\_fs\_mode

Set to this value	Description	
write_1	Any non-zero flag result sets mstatus.fs dirty	
write_any	Any write of flags sets mstatus.fs dirty	
always_dirty	mstatus.fs is either off or dirty	

Table 8.6: Values for Parameter mstatus\_fs\_mode

### 8.1.6 Parameter debug\_mode

Set to this value	Description	
none	Debug mode not implemented	
vector	Debug mode implemented by execution at vector	
interrupt	Debug mode implemented by interrupt	
halt	Debug mode implemented by halt	

Table 8.7: Values for Parameter debug\_mode

### 8.1.7 Parameter Zfinx\_version

Set to this value	Description
none	Zfinx not implemented
0.4	Zfinx version 0.4
0.41	Zfinx version 0.41

Table 8.8: Values for Parameter Zfinx\_version

### 8.1.8 Parameter Zcea\_version

Set to this value	Description	
none	Zcea not implemented	
0.50.1	Zcea version 0.50.1	

Table 8.9: Values for Parameter Zcea\_version

### 8.1.9 Parameter Zceb\_version

Set to this value	Description	
none	Zceb not implemented	
0.50.1	Zceb version 0.50.1	

Table 8.10: Values for Parameter Zceb\_version

### 8.1.10 Parameter Zcee\_version

Set to this value	Description
none	Zcee not implemented
1.0.0-rc	Zcee version 1.0.0-rc

Table 8.11: Values for Parameter Zcee\_version

### 8.2 Parameter values

These are the current parameter values.

Name	Value
Fundamental	
variant	A70XP-MP
user_version	2.2
priv_version	1.10
numHarts	1
endian	none
enable_expanded	F
endianFixed	F
misa_MXL	2
misa_Extensions	0x14912d
add_Extensions	
sub_Extensions	
misa_Extensions_mask	0
add_Extensions_mask	
sub_Extensions_mask	
$add\_implicit\_Extensions$	
sub_implicit_Extensions	
Zicsr	Т
Zifencei	Т
Zicbom	F
Zicbop	F
Zicboz	F
Zmmul	F
DSP	
$dsp\_version$	0.5.2
$Interrupts\_Exceptions$	
rnmi_version	none
mtvec_is_ro	F
tvec_align	0
$ecode\_mask$	0x7fffffffffffff
$ecode\_nmi$	0
tval_zero	F
tval_zero_ebreak	F
tval_ii_code	F
$trap\_preserves\_lr$	F
xret_preserves_lr	F
$reset\_address$	0
$nmi\_address$	0
$CLINT\_address$	0
local_int_num	0
unimp_int_mask	0
$force\_mideleg$	0
force_sideleg	0
no_ideleg	0

no_edeleg	0
external_int_id	F
Floating_Point	1
mstatus_fs_mode	write_1
d_requires_f	F
enable_fflags_i	F
mstatus_FS	0
Zfh	F
Zfhmin	F
Zfinx_version	none
Debug	
debug_mode	none
Simulation_Artifact	
use_hw_reg_names	F
ABI_d	T
verbose	F
traceVolatile	F
enable_CSR_bus	F
CSR_remap	
ASID_cache_size	8
Memory	
updatePTEA	F
updatePTED	F
unaligned	F
unalignedAMO	F
ASID_bits	0
lr_sc_grain	1
PMP_grain	0
PMP_registers	0
PMP_max_page	0
PMP_decompose	F
Sv_modes	0x701
Svnapot_page_mask	0
Svpbmt	F
Svinval	F
$Instruction\_CSR\_Behavior$	
wfi_is_nop	F
counteren_mask	0
noinhibit_mask	0
cycle_undefined	F
time_undefined	F
$instret\_undefined$	F
hpmcounter_undefined	F
${ m CSR\_Masks}$	
mtvec_mask	0

stvec_mask	0
mip_mask	0x337
sip_mask	0x103
mtvec_sext	F
stvec_sext	F
MXL_writable	F
$SXL_{-}$ writable	F
UXL_writable	F
Trigger	
trigger_num	0
CSR_Defauts	
mvendorid	0
marchid	0
mimpid	0
mhartid	0
mtvec	0
Compressed	
Zcea_version	none
Zceb_version	none
Zcee_version	none
Fast_Interrupt	
CLICLEVELS	0

Table 8.12: Parameter values

# **Execution Modes**

Mode	Code	Description
User	0	User mode
Supervisor	1	Supervisor mode
Machine	3	Machine mode

Table 9.1: Modes implemented in: Hart

# Exceptions

Exception	Code	Description
InstructionAddressMisaligned	0	Fetch from unaligned address
InstructionAccessFault	1	No access permission for fetch
IllegalInstruction	2	Undecoded, unimplemented or disabled instruc-
		tion
Breakpoint	3	EBREAK instruction executed
LoadAddressMisaligned	4	Load from unaligned address
LoadAccessFault	5	No access permission for load
StoreAMOAddressMisaligned	6	Store/atomic memory operation at unaligned
		address
StoreAMOAccessFault	7	No access permission for store/atomic memory
		operation
EnvironmentCallFromUMode	8	ECALL instruction executed in User mode
EnvironmentCallFromSMode	9	ECALL instruction executed in Supervisor
		mode
EnvironmentCallFromMMode	11	ECALL instruction executed in Machine mode
InstructionPageFault	12	Page fault at fetch address
LoadPageFault	13	Page fault at load address
StoreAMOPageFault	15	Page fault at store/atomic memory operation
		address
SSWInterrupt	65	Supervisor software interrupt
MSWInterrupt	67	Machine software interrupt
STimerInterrupt	69	Supervisor timer interrupt
MTimerInterrupt	71	Machine timer interrupt
SExternalInterrupt	73	Supervisor external interrupt
MExternalInterrupt	75	Machine external interrupt

Table 10.1: Exceptions implemented in: Hart

# Hierarchy of the model

A CPU core may be configured to instance many processors of a Symmetrical Multi Processor (SMP). A CPU core may also have sub elements within a processor, for example hardware threading blocks.

OVP processor models can be written to include SMP blocks and to have many levels of hierarchy. Some OVP CPU models may have a fixed hierarchy, and some may be configured by settings in a configuration register. Please see the register definitions of this model.

This model documentation shows the settings and hierarchy of the default settings for this model variant.

### 11.1 Level 1: SMP

This level in the model hierarchy has 2 commands. This level in the model hierarchy has no register groups. This level in the model hierarchy has one child: hart0

### 11.2 Level 2: Hart

This level in the model hierarchy has 5 commands. This level in the model hierarchy has 6 register groups:

Group name	Registers
Core	33
Floating_point	32
User_Control_and_Status	36
Supervisor_Control_and_Status	10
Machine_Control_and_Status	94
Integration_support	5

Table 11.1: Register groups

This level in the model hierarchy has no children.

# **Model Commands**

A Processor model can implement one or more **Model Commands** available to be invoked from the simulator command line, from the OP API or from the Imperas Multiprocessor Debugger.

## 12.1 Level 1: SMP

### 12.1.1 isync

specify instruction address range for synchronous execution

Argument	Type	Description		
-addresshi	Uns64	end address of synchronous execution range		
-addresslo	Uns64	start address of synchronous execution range		

Table 12.1: isync command arguments

### 12.1.2 itrace

enable or disable instruction tracing

Argument	Type	Description
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing
-instructioncount	Boolean	include the instruction number in each trace
-memory	String	show memory accesses by this instruction. Ar-
		gument can be any combination of X (execute),
		L (load or store access) and S (system)
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-processorname	Boolean	Include processor name in all trace lines
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 12.2: itrace command arguments

### 12.2 Level 2: Hart

### 12.2.1 dumpTLB

### 12.2.1.1 Argument description

show TLB contents

### 12.2.2 getCSRIndex

Return index for a named CSR (or -1 if no matching CSR)

Argument	Type	Description		
-name	String	CSR name		

Table 12.3: getCSRIndex command arguments

### 12.2.3 isync

specify instruction address range for synchronous execution

Argument	Type	Description		
-addresshi	Uns64	end address of synchronous execution range		
-addresslo	Uns64	start address of synchronous execution range		

Table 12.4: isync command arguments

### 12.2.4 itrace

enable or disable instruction tracing

Argument	Type	Description
-after	Uns64	apply after this many instructions
-enable	Boolean	enable instruction tracing
-instructioncount	Boolean	include the instruction number in each trace
-memory	String	show memory accesses by this instruction. Ar-
		gument can be any combination of X (execute),
		L (load or store access) and S (system)
-off	Boolean	disable instruction tracing
-on	Boolean	enable instruction tracing
-processorname	Boolean	Include processor name in all trace lines
-registerchange	Boolean	show registers changed by this instruction
-registers	Boolean	show registers after each trace

Table 12.5: itrace command arguments

### 12.2.5 listCSRs

### 12.2.5.1 Argument description

List all CSRs in index order

# Registers

## 13.1 Level 1: SMP

No registers.

## 13.2 Level 2: Hart

### 13.2.1 Core

Registers at level:2, type:Hart group:Core

Name	Bits	Initial-Hex	RW	Description
zero	64	0	r-	
ra	64	0	rw	
sp	64	0	rw	stack pointer
gp	64	0	rw	
tp	64	0	rw	
t0	64	0	rw	
t1	64	0	rw	
t2	64	0	rw	
s0	64	0	rw	
s1	64	0	rw	
a0	64	0	rw	
a1	64	0	rw	
a2	64	0	rw	
a3	64	0	rw	
a4	64	0	rw	
a5	64	0	rw	
a6	64	0	rw	
a7	64	0	rw	
s2	64	0	rw	
s3	64	0	rw	
s4	64	0	rw	
s5	64	0	rw	
s6	64	0	rw	
s7	64	0	rw	
s8	64	0	rw	
s9	64	0	rw	
s10	64	0	rw	
s11	64	0	rw	

t3	64	0	rw	
t4	64	0	rw	
t5	64	0	rw	
t6	64	0	rw	
pc	64	0	rw	program counter

Table 13.1: Registers at level 2, type:Hart group:Core

### 13.2.2 Floating\_point

Registers at level:2, type:Hart group:Floating\_point

Name	Bits	Initial-Hex	RW	Description
ft0	64	0	rw	
ft1	64	0	rw	
ft2	64	0	rw	
ft3	64	0	rw	
ft4	64	0	rw	
ft5	64	0	rw	
ft6	64	0	rw	
ft7	64	0	rw	
fs0	64	0	rw	
fs1	64	0	rw	
fa0	64	0	rw	
fa1	64	0	rw	
fa2	64	0	rw	
fa3	64	0	rw	
fa4	64	0	rw	
fa5	64	0	rw	
fa6	64	0	rw	
fa7	64	0	rw	
fs2	64	0	rw	
fs3	64	0	rw	
fs4	64	0	rw	
fs5	64	0	rw	
fs6	64	0	rw	
fs7	64	0	rw	
fs8	64	0	rw	
fs9	64	0	rw	
fs10	64	0	rw	
fs11	64	0	rw	
ft8	64	0	rw	
ft9	64	0	rw	
ft10	64	0	rw	
ft11	64	0	rw	

Table 13.2: Registers at level 2, type:Hart group:Floating\_point

### 13.2.3 User\_Control\_and\_Status

Registers at level:2, type:Hart group:User\_Control\_and\_Status

Name	Bits	Initial-Hex	RW	Description
fflags	64	0	rw	Floating-Point Flags
frm	64	0	rw	Floating-Point Rounding Mode

fcsr	64	0	rw	Floating-Point Control and Status
ucode	64	0	rw	Code
cycle	64	0	r-	Cycle Counter
time	64	0	r-	Timer
instret	64	0	r-	Instructions Retired
hpmcounter3	64	0	r-	Performance Monitor Counter 3
hpmcounter4	64	0	r-	Performance Monitor Counter 4
hpmcounter5	64	0	r-	Performance Monitor Counter 5
hpmcounter6	64	0	r-	Performance Monitor Counter 6
hpmcounter7	64	0	r-	Performance Monitor Counter 7
hpmcounter8	64	0	r-	Performance Monitor Counter 8
hpmcounter9	64	0	r-	Performance Monitor Counter 9
hpmcounter10	64	0	r-	Performance Monitor Counter 10
hpmcounter11	64	0	r-	Performance Monitor Counter 11
hpmcounter12	64	0	r-	Performance Monitor Counter 12
hpmcounter13	64	0	r-	Performance Monitor Counter 13
hpmcounter14	64	0	r-	Performance Monitor Counter 14
hpmcounter15	64	0	r-	Performance Monitor Counter 15
hpmcounter16	64	0	r-	Performance Monitor Counter 16
hpmcounter17	64	0	r-	Performance Monitor Counter 17
hpmcounter18	64	0	r-	Performance Monitor Counter 18
hpmcounter19	64	0	r-	Performance Monitor Counter 19
hpmcounter20	64	0	r-	Performance Monitor Counter 20
hpmcounter21	64	0	r-	Performance Monitor Counter 21
hpmcounter22	64	0	r-	Performance Monitor Counter 22
hpmcounter23	64	0	r-	Performance Monitor Counter 23
hpmcounter24	64	0	r-	Performance Monitor Counter 24
hpmcounter25	64	0	r-	Performance Monitor Counter 25
hpmcounter26	64	0	r-	Performance Monitor Counter 26
hpmcounter27	64	0	r-	Performance Monitor Counter 27
hpmcounter28	64	0	r-	Performance Monitor Counter 28
hpmcounter29	64	0	r-	Performance Monitor Counter 29
hpmcounter30	64	0	r-	Performance Monitor Counter 30
hpmcounter31	64	0	r-	Performance Monitor Counter 31

Table 13.3: Registers at level 2, type:Hart group:User\_Control\_and\_Status

### 13.2.4 Supervisor\_Control\_and\_Status

Registers at level:2, type:Hart group:Supervisor\_Control\_and\_Status

Name	Bits	Initial-Hex	RW	Description
sstatus	64	2 00000000	rw	Supervisor Status
sie	64	0	rw	Supervisor Interrupt Enable
stvec	64	0	rw	Supervisor Trap-Vector Base-Address
scounteren	64	0	rw	Supervisor Counter Enable
sscratch	64	0	rw	Supervisor Scratch
sepc	64	0	rw	Supervisor Exception Program Counter
scause	64	0	rw	Supervisor Cause
stval	64	0	rw	Supervisor Trap Value
sip	64	0	rw	Supervisor Interrupt Pending
satp	64	0	rw	Supervisor Address Translation and Protection

Table 13.4: Registers at level 2, type:Hart group:Supervisor\_Control\_and\_Status

## $13.2.5 \quad Machine\_Control\_and\_Status$

 $Registers\ at\ level: 2,\ type: Hart\ group: Machine\_Control\_and\_Status$ 

instatus         64         80000000         rw         Machine Status           misa         64         80000000         rw         ISA and Extensions           mideleg         64         0         rw         Machine Interrupt Delegation           mic         64         0         rw         Machine Interrupt Enable           mic         64         0         rw         Machine Interrupt Enable           mic         64         0         rw         Machine Interrupt Enable           mic         64         0         rw         Machine Performance Monitor Event Select 3           mhpmevent4         64         0         rw         Machine Performance Monitor Event Select 3           mhpmevent5         64         0         rw         Machine Performance Monitor Event Select 5           mhpmevent6         64         0         rw         Machine Performance Monitor Event Select 5           mhpmevent9         64         0         rw         Machine Performance Monitor Event Select 10           mhpmevent10         64         0         rw         Machine Performance Monitor Event Select 12           mhpmevent12         64         0         rw         Machine Performance Monitor Event Select 12           mhpme	Name	Bits	Initial-Hex	RW	Description
miss         64         800000000 0014912d         rw         Machine Exception Delegation           mideleg         64         0         rw         Machine Interrupt Delegation           mideleg         64         0         rw         Machine Interrupt Delegation           mive         64         0         rw         Machine Interrupt Delegation           mive         64         0         rw         Machine Trap-Vector Base-Address           mounteren         64         0         rw         Machine Performance Monitor Event Select 3           mhpmevent3         64         0         rw         Machine Performance Monitor Event Select 4           mhpmevent5         64         0         rw         Machine Performance Monitor Event Select 3           mhpmevent6         64         0         rw         Machine Performance Monitor Event Select 4           mhpmevent8         64         0         rw         Machine Performance Monitor Event Select 5           mhpmevent10         64         0         rw         Machine Performance Monitor Event Select 10           mhpmevent11         64         0         rw         Machine Performance Monitor Event Select 13           mhpmevent12         64         0         rw         Machine P		64			
mideleg					
medeleg				1	1011 una Enconsiona
mie	medeleg	64	0	rw	Machine Exception Delegation
mounteren	mideleg	64	0	rw	Machine Interrupt Delegation
Incounteren	mie	64	0	rw	Machine Interrupt Enable
Incounteren	mtvec	64	0	rw	Machine Trap-Vector Base-Address
Machine Performance Monitor Event Select 4	mcounteren	64	0	rw	
Image: Machine   Machine   Performance Monitor   Event Select 4	mhpmevent3	64	0	rw	Machine Performance Monitor Event Select 3
mhpmevent6         64         0         rw         Machine Performance Monitor Event Select 6           mhpmevent7         64         0         rw         Machine Performance Monitor Event Select 8           mhpmevent9         64         0         rw         Machine Performance Monitor Event Select 8           mhpmevent10         64         0         rw         Machine Performance Monitor Event Select 10           mhpmevent11         64         0         rw         Machine Performance Monitor Event Select 11           mhpmevent12         64         0         rw         Machine Performance Monitor Event Select 11           mhpmevent13         64         0         rw         Machine Performance Monitor Event Select 13           mhpmevent15         64         0         rw         Machine Performance Monitor Event Select 14           mhpmevent16         64         0         rw         Machine Performance Monitor Event Select 16           mhpmevent17         64         0         rw         Machine Performance Monitor Event Select 11           mhpmevent18         64         0         rw         Machine Performance Monitor Event Select 19           mhpmevent20         64         0         rw         Machine Performance Monitor Event Select 19           mhpmevent23 </td <td>mhpmevent4</td> <td>64</td> <td>0</td> <td>rw</td> <td>Machine Performance Monitor Event Select 4</td>	mhpmevent4	64	0	rw	Machine Performance Monitor Event Select 4
mbpmevent7         64         0         rw         Machine Performance Monitor Event Select 7           mbpmevent8         64         0         rw         Machine Performance Monitor Event Select 9           mbpmevent10         64         0         rw         Machine Performance Monitor Event Select 9           mbpmevent11         64         0         rw         Machine Performance Monitor Event Select 11           mbpmevent12         64         0         rw         Machine Performance Monitor Event Select 12           mbpmevent13         64         0         rw         Machine Performance Monitor Event Select 13           mbpmevent15         64         0         rw         Machine Performance Monitor Event Select 14           mbpmevent16         64         0         rw         Machine Performance Monitor Event Select 13           mbpmevent17         64         0         rw         Machine Performance Monitor Event Select 14           mbpmevent18         64         0         rw         Machine Performance Monitor Event Select 17           mbpmevent19         64         0         rw         Machine Performance Monitor Event Select 17           mbpmevent20         64         0         rw         Machine Performance Monitor Event Select 19           mbpmevent21<	mhpmevent5	64	0	rw	Machine Performance Monitor Event Select 5
mhpmevent7         64         0         rw         Machine Performance Monitor Event Select 8           mhpmevent8         64         0         rw         Machine Performance Monitor Event Select 9           mhpmevent10         64         0         rw         Machine Performance Monitor Event Select 19           mhpmevent11         64         0         rw         Machine Performance Monitor Event Select 11           mhpmevent12         64         0         rw         Machine Performance Monitor Event Select 12           mhpmevent13         64         0         rw         Machine Performance Monitor Event Select 13           mhpmevent15         64         0         rw         Machine Performance Monitor Event Select 14           mhpmevent16         64         0         rw         Machine Performance Monitor Event Select 13           mhpmevent17         64         0         rw         Machine Performance Monitor Event Select 13           mhpmevent18         64         0         rw         Machine Performance Monitor Event Select 17           mhpmevent19         64         0         rw         Machine Performance Monitor Event Select 17           mhpmevent20         64         0         rw         Machine Performance Monitor Event Select 29           mhpmevent23	mhpmevent6	64	0	rw	Machine Performance Monitor Event Select 6
mhpmevent10         64         0         rw         Machine Performance Monitor Event Select 10           mhpmevent11         64         0         rw         Machine Performance Monitor Event Select 11           mhpmevent12         64         0         rw         Machine Performance Monitor Event Select 12           mhpmevent13         64         0         rw         Machine Performance Monitor Event Select 13           mhpmevent15         64         0         rw         Machine Performance Monitor Event Select 14           mhpmevent16         64         0         rw         Machine Performance Monitor Event Select 15           mhpmevent17         64         0         rw         Machine Performance Monitor Event Select 16           mhpmevent18         64         0         rw         Machine Performance Monitor Event Select 17           mhpmevent19         64         0         rw         Machine Performance Monitor Event Select 18           mhpmevent20         64         0         rw         Machine Performance Monitor Event Select 20           mhpmevent21         64         0         rw         Machine Performance Monitor Event Select 20           mhpmevent22         64         0         rw         Machine Performance Monitor Event Select 23           mhpmeve		64	0	rw	Machine Performance Monitor Event Select 7
mhpmevent10         64         0         rw         Machine Performance Monitor Event Select 10           mhpmevent11         64         0         rw         Machine Performance Monitor Event Select 12           mhpmevent13         64         0         rw         Machine Performance Monitor Event Select 13           mhpmevent14         64         0         rw         Machine Performance Monitor Event Select 14           mhpmevent15         64         0         rw         Machine Performance Monitor Event Select 15           mhpmevent16         64         0         rw         Machine Performance Monitor Event Select 16           mhpmevent17         64         0         rw         Machine Performance Monitor Event Select 17           mhpmevent19         64         0         rw         Machine Performance Monitor Event Select 18           mhpmevent19         64         0         rw         Machine Performance Monitor Event Select 19           mhpmevent20         64         0         rw         Machine Performance Monitor Event Select 21           mhpmevent22         64         0         rw         Machine Performance Monitor Event Select 21           mhpmevent23         64         0         rw         Machine Performance Monitor Event Select 23           mhpmeve	mhpmevent8	64	0	rw	Machine Performance Monitor Event Select 8
mhpmevent11         64         0         rw         Machine Performance Monitor Event Select 11           mhpmevent12         64         0         rw         Machine Performance Monitor Event Select 12           mhpmevent13         64         0         rw         Machine Performance Monitor Event Select 13           mhpmevent14         64         0         rw         Machine Performance Monitor Event Select 14           mhpmevent15         64         0         rw         Machine Performance Monitor Event Select 15           mhpmevent16         64         0         rw         Machine Performance Monitor Event Select 16           mhpmevent17         64         0         rw         Machine Performance Monitor Event Select 17           mhpmevent18         64         0         rw         Machine Performance Monitor Event Select 19           mhpmevent19         64         0         rw         Machine Performance Monitor Event Select 19           mhpmevent20         64         0         rw         Machine Performance Monitor Event Select 20           mhpmevent21         64         0         rw         Machine Performance Monitor Event Select 22           mhpmevent24         64         0         rw         Machine Performance Monitor Event Select 23           mhpmeve	mhpmevent9	64	0	rw	Machine Performance Monitor Event Select 9
mhpmevent11         64         0         rw         Machine Performance Monitor Event Select 11           mhpmevent12         64         0         rw         Machine Performance Monitor Event Select 12           mhpmevent13         64         0         rw         Machine Performance Monitor Event Select 13           mhpmevent14         64         0         rw         Machine Performance Monitor Event Select 14           mhpmevent15         64         0         rw         Machine Performance Monitor Event Select 15           mhpmevent16         64         0         rw         Machine Performance Monitor Event Select 16           mhpmevent17         64         0         rw         Machine Performance Monitor Event Select 17           mhpmevent18         64         0         rw         Machine Performance Monitor Event Select 19           mhpmevent19         64         0         rw         Machine Performance Monitor Event Select 19           mhpmevent20         64         0         rw         Machine Performance Monitor Event Select 20           mhpmevent21         64         0         rw         Machine Performance Monitor Event Select 22           mhpmevent24         64         0         rw         Machine Performance Monitor Event Select 23           mhpmeve	mhpmevent10	64	0	rw	Machine Performance Monitor Event Select 10
mhpmevent12         64         0         rw         Machine Performance Monitor Event Select 12           mhpmevent13         64         0         rw         Machine Performance Monitor Event Select 13           mhpmevent14         64         0         rw         Machine Performance Monitor Event Select 14           mhpmevent15         64         0         rw         Machine Performance Monitor Event Select 15           mhpmevent16         64         0         rw         Machine Performance Monitor Event Select 16           mhpmevent18         64         0         rw         Machine Performance Monitor Event Select 17           mhpmevent19         64         0         rw         Machine Performance Monitor Event Select 19           mhpmevent20         64         0         rw         Machine Performance Monitor Event Select 20           mhpmevent21         64         0         rw         Machine Performance Monitor Event Select 21           mhpmevent23         64         0         rw         Machine Performance Monitor Event Select 22           mhpmevent24         64         0         rw         Machine Performance Monitor Event Select 23           mhpmevent26         64         0         rw         Machine Performance Monitor Event Select 26           mhpmeve		64		_	
mhpmevent13         64         0         rw         Machine Performance Monitor Event Select 13           mhpmevent14         64         0         rw         Machine Performance Monitor Event Select 14           mhpmevent15         64         0         rw         Machine Performance Monitor Event Select 15           mhpmevent17         64         0         rw         Machine Performance Monitor Event Select 16           mhpmevent18         64         0         rw         Machine Performance Monitor Event Select 18           mhpmevent19         64         0         rw         Machine Performance Monitor Event Select 19           mhpmevent20         64         0         rw         Machine Performance Monitor Event Select 20           mhpmevent21         64         0         rw         Machine Performance Monitor Event Select 21           mhpmevent23         64         0         rw         Machine Performance Monitor Event Select 22           mhpmevent24         64         0         rw         Machine Performance Monitor Event Select 23           mhpmevent25         64         0         rw         Machine Performance Monitor Event Select 24           mhpmevent27         64         0         rw         Machine Performance Monitor Event Select 27           mhpmeve		64	0	rw	Machine Performance Monitor Event Select 12
mhpmevent14         64         0         rw         Machine Performance Monitor Event Select 14           mhpmevent15         64         0         rw         Machine Performance Monitor Event Select 15           mhpmevent16         64         0         rw         Machine Performance Monitor Event Select 16           mhpmevent17         64         0         rw         Machine Performance Monitor Event Select 17           mhpmevent18         64         0         rw         Machine Performance Monitor Event Select 18           mhpmevent20         64         0         rw         Machine Performance Monitor Event Select 20           mhpmevent21         64         0         rw         Machine Performance Monitor Event Select 21           mhpmevent22         64         0         rw         Machine Performance Monitor Event Select 22           mhpmevent23         64         0         rw         Machine Performance Monitor Event Select 23           mhpmevent25         64         0         rw         Machine Performance Monitor Event Select 23           mhpmevent26         64         0         rw         Machine Performance Monitor Event Select 25           mhpmevent27         64         0         rw         Machine Performance Monitor Event Select 26           mhpmeve		64	0	rw	Machine Performance Monitor Event Select 13
mhpmevent16         64         0         rw         Machine Performance Monitor Event Select 15           mhpmevent17         64         0         rw         Machine Performance Monitor Event Select 16           mhpmevent18         64         0         rw         Machine Performance Monitor Event Select 17           mhpmevent19         64         0         rw         Machine Performance Monitor Event Select 18           mhpmevent20         64         0         rw         Machine Performance Monitor Event Select 20           mhpmevent21         64         0         rw         Machine Performance Monitor Event Select 21           mhpmevent23         64         0         rw         Machine Performance Monitor Event Select 22           mhpmevent24         64         0         rw         Machine Performance Monitor Event Select 23           mhpmevent25         64         0         rw         Machine Performance Monitor Event Select 23           mhpmevent25         64         0         rw         Machine Performance Monitor Event Select 25           mhpmevent27         64         0         rw         Machine Performance Monitor Event Select 27           mhpmevent28         64         0         rw         Machine Performance Monitor Event Select 29           mhpmeve		64		rw	
mbpmevent16         64         0         rw         Machine Performance Monitor Event Select 16           mhpmevent18         64         0         rw         Machine Performance Monitor Event Select 17           mhpmevent18         64         0         rw         Machine Performance Monitor Event Select 18           mhpmevent20         64         0         rw         Machine Performance Monitor Event Select 20           mhpmevent21         64         0         rw         Machine Performance Monitor Event Select 21           mhpmevent23         64         0         rw         Machine Performance Monitor Event Select 22           mhpmevent24         64         0         rw         Machine Performance Monitor Event Select 23           mhpmevent25         64         0         rw         Machine Performance Monitor Event Select 23           mhpmevent26         64         0         rw         Machine Performance Monitor Event Select 24           mhpmevent27         64         0         rw         Machine Performance Monitor Event Select 26           mhpmevent28         64         0         rw         Machine Performance Monitor Event Select 27           mhpmevent39         64         0         rw         Machine Performance Monitor Event Select 30           mhpmeve				rw	Machine Performance Monitor Event Select 15
mhpmevent17640rwMachine Performance Monitor Event Select 17mhpmevent18640rwMachine Performance Monitor Event Select 18mhpmevent19640rwMachine Performance Monitor Event Select 19mhpmevent20640rwMachine Performance Monitor Event Select 20mhpmevent21640rwMachine Performance Monitor Event Select 21mhpmevent23640rwMachine Performance Monitor Event Select 22mhpmevent24640rwMachine Performance Monitor Event Select 23mhpmevent25640rwMachine Performance Monitor Event Select 24mhpmevent26640rwMachine Performance Monitor Event Select 25mhpmevent27640rwMachine Performance Monitor Event Select 26mhpmevent28640rwMachine Performance Monitor Event Select 28mhpmevent29640rwMachine Performance Monitor Event Select 28mhpmevent30640rwMachine Performance Monitor Event Select 30mhpmevent31640rwMachine Performance Monitor Event Select 31mscratch640rwMachine Performance Monitor Event Select 31mscratch640rwMachine Exception Program Countermeause640rwMachine Exception Program Countermip640rwMachine Exception Program Countermip640rwP		64	0	rw	Machine Performance Monitor Event Select 16
mhpmevent18640rwMachine Performance Monitor Event Select 18mbpmevent20640rwMachine Performance Monitor Event Select 19mhpmevent21640rwMachine Performance Monitor Event Select 20mhpmevent22640rwMachine Performance Monitor Event Select 21mhpmevent23640rwMachine Performance Monitor Event Select 23mhpmevent24640rwMachine Performance Monitor Event Select 24mhpmevent25640rwMachine Performance Monitor Event Select 25mhpmevent26640rwMachine Performance Monitor Event Select 25mhpmevent27640rwMachine Performance Monitor Event Select 26mhpmevent28640rwMachine Performance Monitor Event Select 28mhpmevent29640rwMachine Performance Monitor Event Select 29mhpmevent30640rwMachine Performance Monitor Event Select 31mscratch640rwMachine Performance Monitor Event Select 31mscratch640rwMachine Exception Program Countermcause640rwMachine Exception Program Countermtval640rwMachine Trap Valuemip640rwMachine Interrupt Pendingpmpcfg0640rwPhysical Memory Protection Configuration 2pmpaddr1640rwPhysical Memory Protection Address 0 <td></td> <td>64</td> <td>0</td> <td>rw</td> <td>Machine Performance Monitor Event Select 17</td>		64	0	rw	Machine Performance Monitor Event Select 17
mhpmevent19640rwMachine Performance Monitor Event Select 19mhpmevent20640rwMachine Performance Monitor Event Select 20mhpmevent21640rwMachine Performance Monitor Event Select 21mhpmevent22640rwMachine Performance Monitor Event Select 22mhpmevent23640rwMachine Performance Monitor Event Select 23mhpmevent25640rwMachine Performance Monitor Event Select 24mhpmevent26640rwMachine Performance Monitor Event Select 25mhpmevent27640rwMachine Performance Monitor Event Select 26mhpmevent28640rwMachine Performance Monitor Event Select 27mhpmevent29640rwMachine Performance Monitor Event Select 29mhpmevent30640rwMachine Performance Monitor Event Select 30mhpmevent31640rwMachine Performance Monitor Event Select 31mscratch640rwMachine Scratchmepc640rwMachine Exception Program Countermcause640rwMachine Exception Program Countermtval640rwMachine Trap Valuemip640rwMachine Interrupt Pendingpmpcfg0640rwPhysical Memory Protection Configuration 0pmpaddr1640rwPhysical Memory Protection Address 1pmpaddr26			0	rw	
mhpmevent20640rwMachine Performance Monitor Event Select 20mhpmevent21640rwMachine Performance Monitor Event Select 21mhpmevent22640rwMachine Performance Monitor Event Select 22mhpmevent23640rwMachine Performance Monitor Event Select 23mhpmevent24640rwMachine Performance Monitor Event Select 24mhpmevent25640rwMachine Performance Monitor Event Select 25mhpmevent26640rwMachine Performance Monitor Event Select 26mhpmevent27640rwMachine Performance Monitor Event Select 27mhpmevent28640rwMachine Performance Monitor Event Select 28mhpmevent29640rwMachine Performance Monitor Event Select 29mhpmevent30640rwMachine Performance Monitor Event Select 31mscratch640rwMachine Scratchmepc640rwMachine Exception Program Countermcause640rwMachine Exception Program Countermip640rwMachine Trap Valuemip640rwMachine Interrupt Pendingpmpcfg2640rwPhysical Memory Protection Configuration 0pmpaddr0640rwPhysical Memory Protection Address 0pmpaddr1640rwPhysical Memory Protection Address 2pmpaddr2640<					
mhpmevent21 64 0 rw Machine Performance Monitor Event Select 21 mhpmevent22 64 0 rw Machine Performance Monitor Event Select 22 mhpmevent23 64 0 rw Machine Performance Monitor Event Select 23 mhpmevent24 64 0 rw Machine Performance Monitor Event Select 23 mhpmevent25 64 0 rw Machine Performance Monitor Event Select 24 mhpmevent26 64 0 rw Machine Performance Monitor Event Select 25 mhpmevent27 64 0 rw Machine Performance Monitor Event Select 26 mhpmevent28 64 0 rw Machine Performance Monitor Event Select 27 mhpmevent28 64 0 rw Machine Performance Monitor Event Select 28 mhpmevent29 64 0 rw Machine Performance Monitor Event Select 29 mhpmevent30 64 0 rw Machine Performance Monitor Event Select 30 mhpmevent31 64 0 rw Machine Performance Monitor Event Select 30 mhpmevent31 64 0 rw Machine Performance Monitor Event Select 31 mscratch 64 0 rw Machine Scratch mepc 64 0 rw Machine Exception Program Counter mcause 64 0 rw Machine Exception Program Counter musul 64 0 rw Machine Exception Program Counter mip 64 0 rw Machine Interrupt Pending mppcfg0 64 0 rw Physical Memory Protection Configuration 0 pmpcfg2 64 0 rw Physical Memory Protection Configuration 2 pmpaddr0 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5	_	64		rw	
mhpmevent22640rwMachine Performance Monitor Event Select 22mhpmevent23640rwMachine Performance Monitor Event Select 23mhpmevent24640rwMachine Performance Monitor Event Select 24mhpmevent25640rwMachine Performance Monitor Event Select 25mhpmevent26640rwMachine Performance Monitor Event Select 26mhpmevent27640rwMachine Performance Monitor Event Select 27mhpmevent28640rwMachine Performance Monitor Event Select 28mhpmevent29640rwMachine Performance Monitor Event Select 29mhpmevent31640rwMachine Performance Monitor Event Select 30mhpmevent31640rwMachine Performance Monitor Event Select 31mscratch640rwMachine Performance Monitor Event Select 31mscratch640rwMachine Exception Program Countermcause640rwMachine Exception Program Countermtval640rwMachine Trap Valuemip640rwMachine Interrupt Pendingpmpcfg0640rwPhysical Memory Protection Configuration 0pmpaddr0640rwPhysical Memory Protection Address 1pmpaddr1640rwPhysical Memory Protection Address 2pmpaddr2640rwPhysical Memory Protection Address 3pmpadd		-		+	
mhpmevent23640rwMachine Performance Monitor Event Select 23mhpmevent24640rwMachine Performance Monitor Event Select 24mhpmevent25640rwMachine Performance Monitor Event Select 25mhpmevent26640rwMachine Performance Monitor Event Select 26mhpmevent27640rwMachine Performance Monitor Event Select 27mhpmevent28640rwMachine Performance Monitor Event Select 28mhpmevent29640rwMachine Performance Monitor Event Select 29mhpmevent30640rwMachine Performance Monitor Event Select 30mhpmevent31640rwMachine Performance Monitor Event Select 31mscratch640rwMachine Exception Program Countermcause640rwMachine Exception Program Countermtval640rwMachine Causemtval640rwMachine Interrupt Pendingpmpcfg0640rwPhysical Memory Protection Configuration 0pmpcfg2640rwPhysical Memory Protection Address 0pmpaddr0640rwPhysical Memory Protection Address 1pmpaddr1640rwPhysical Memory Protection Address 2pmpaddr3640rwPhysical Memory Protection Address 3pmpaddr4640rwPhysical Memory Protection Address 5pmpaddr564 <td< td=""><td></td><td></td><td></td><td>_</td><td></td></td<>				_	
mhpmevent24640rwMachine Performance Monitor Event Select 24mhpmevent25640rwMachine Performance Monitor Event Select 25mhpmevent26640rwMachine Performance Monitor Event Select 26mhpmevent27640rwMachine Performance Monitor Event Select 27mhpmevent28640rwMachine Performance Monitor Event Select 28mhpmevent29640rwMachine Performance Monitor Event Select 29mhpmevent30640rwMachine Performance Monitor Event Select 30mhpmevent31640rwMachine Performance Monitor Event Select 31mscratch640rwMachine Exception Program Countermeause640rwMachine Causemtval640rwMachine Trap Valuemip640rwMachine Interrupt Pendingpmpcfg0640rwPhysical Memory Protection Configuration 0pmpcfg2640rwPhysical Memory Protection Address 0pmpaddr0640rwPhysical Memory Protection Address 1pmpaddr1640rwPhysical Memory Protection Address 2pmpaddr2640rwPhysical Memory Protection Address 3pmpaddr4640rwPhysical Memory Protection Address 4pmpaddr5640rwPhysical Memory Protection Address 5pmpaddr6640rwPhysi		64		rw	
mhpmevent25640rwMachine Performance Monitor Event Select 25mhpmevent26640rwMachine Performance Monitor Event Select 26mhpmevent27640rwMachine Performance Monitor Event Select 27mhpmevent28640rwMachine Performance Monitor Event Select 28mhpmevent29640rwMachine Performance Monitor Event Select 29mhpmevent30640rwMachine Performance Monitor Event Select 30mhpmevent31640rwMachine Performance Monitor Event Select 31mscratch640rwMachine Scratchmepc640rwMachine Exception Program Countermcause640rwMachine Trap Valuemip640rwMachine Interrupt Pendingpmpcfg0640rwPhysical Memory Protection Configuration 0pmpcfg2640rwPhysical Memory Protection Address 0pmpaddr0640rwPhysical Memory Protection Address 1pmpaddr1640rwPhysical Memory Protection Address 2pmpaddr3640rwPhysical Memory Protection Address 3pmpaddr4640rwPhysical Memory Protection Address 4pmpaddr5640rwPhysical Memory Protection Address 5pmpaddr6640rwPhysical Memory Protection Address 6				rw	
mhpmevent26 64 0 rw Machine Performance Monitor Event Select 26 mhpmevent27 64 0 rw Machine Performance Monitor Event Select 27 mhpmevent28 64 0 rw Machine Performance Monitor Event Select 28 mhpmevent29 64 0 rw Machine Performance Monitor Event Select 29 mhpmevent30 64 0 rw Machine Performance Monitor Event Select 29 mhpmevent31 64 0 rw Machine Performance Monitor Event Select 30 mhpmevent31 64 0 rw Machine Performance Monitor Event Select 31 mscratch 64 0 rw Machine Scratch mepc 64 0 rw Machine Exception Program Counter meause 64 0 rw Machine Cause mtval 64 0 rw Machine Interrupt Pending pmpcfg0 64 0 rw Machine Interrupt Pending pmpcfg0 64 0 rw Physical Memory Protection Configuration 0 pmpcfg2 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5				_	
mhpmevent27 64 0 rw Machine Performance Monitor Event Select 27 mhpmevent28 64 0 rw Machine Performance Monitor Event Select 28 mhpmevent29 64 0 rw Machine Performance Monitor Event Select 29 mhpmevent30 64 0 rw Machine Performance Monitor Event Select 30 mhpmevent31 64 0 rw Machine Performance Monitor Event Select 31 mscratch 64 0 rw Machine Scratch mepc 64 0 rw Machine Exception Program Counter mcause 64 0 rw Machine Cause mtval 64 0 rw Machine Trap Value mip 64 0 rw Machine Interrupt Pending pmpcfg0 64 0 rw Physical Memory Protection Configuration 0 pmpcfg2 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 3 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 3 pmpaddr5 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5					
mhpmevent28 64 0 rw Machine Performance Monitor Event Select 28 mhpmevent30 64 0 rw Machine Performance Monitor Event Select 29 mhpmevent30 64 0 rw Machine Performance Monitor Event Select 30 mhpmevent31 64 0 rw Machine Performance Monitor Event Select 31 mscratch 64 0 rw Machine Scratch mepc 64 0 rw Machine Exception Program Counter mcause 64 0 rw Machine Cause mtval 64 0 rw Machine Interrupt Pending pmpcfg0 64 0 rw Physical Memory Protection Configuration 0 pmpcfg2 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5	*	64	0	rw	
mhpmevent29640rwMachine Performance Monitor Event Select 29mhpmevent30640rwMachine Performance Monitor Event Select 30mhpmevent31640rwMachine Performance Monitor Event Select 31mscratch640rwMachine Scratchmepc640rwMachine Exception Program Countermcause640rwMachine Causemtval640rwMachine Interrupt Pendingpmpcfg0640rwPhysical Memory Protection Configuration 0pmpcfg2640rwPhysical Memory Protection Configuration 2pmpaddr0640rwPhysical Memory Protection Address 0pmpaddr1640rwPhysical Memory Protection Address 1pmpaddr2640rwPhysical Memory Protection Address 2pmpaddr3640rwPhysical Memory Protection Address 3pmpaddr4640rwPhysical Memory Protection Address 4pmpaddr5640rwPhysical Memory Protection Address 5pmpaddr6640rwPhysical Memory Protection Address 5				+	
mhpmevent30640rwMachine Performance Monitor Event Select 30mhpmevent31640rwMachine Performance Monitor Event Select 31mscratch640rwMachine Scratchmepc640rwMachine Exception Program Countermcause640rwMachine Causemtval640rwMachine Interrupt Pendingpmpcfg0640rwPhysical Memory Protection Configuration 0pmpcfg2640rwPhysical Memory Protection Address 0pmpaddr0640rwPhysical Memory Protection Address 1pmpaddr1640rwPhysical Memory Protection Address 2pmpaddr2640rwPhysical Memory Protection Address 3pmpaddr3640rwPhysical Memory Protection Address 4pmpaddr5640rwPhysical Memory Protection Address 5pmpaddr6640rwPhysical Memory Protection Address 5pmpaddr6640rwPhysical Memory Protection Address 5				rw	
mhpmevent31 64 0 rw Machine Performance Monitor Event Select 31 mscratch 64 0 rw Machine Scratch mepc 64 0 rw Machine Exception Program Counter mcause 64 0 rw Machine Trap Value mtval 64 0 rw Machine Interrupt Pending pmpcfg0 64 0 rw Physical Memory Protection Configuration 0 pmpcfg2 64 0 rw Physical Memory Protection Address 0 pmpaddr0 64 0 rw Physical Memory Protection Address 1 pmpaddr1 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5	*	64		rw	
mscratch 64 0 rw Machine Scratch mepc 64 0 rw Machine Exception Program Counter mcause 64 0 rw Machine Cause mtval 64 0 rw Machine Trap Value mip 64 0 rw Machine Interrupt Pending pmpcfg0 64 0 rw Physical Memory Protection Configuration 0 pmpcfg2 64 0 rw Physical Memory Protection Configuration 2 pmpaddr0 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 3 pmpaddr5 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5		64	0	rw	Machine Performance Monitor Event Select 31
mepc640rwMachine Exception Program Countermcause640rwMachine Trap Valuemtval640rwMachine Interrupt Pendingmip640rwMachine Interrupt Pendingpmpcfg0640rwPhysical Memory Protection Configuration 0pmpcfg2640rwPhysical Memory Protection Address 0pmpaddr0640rwPhysical Memory Protection Address 1pmpaddr1640rwPhysical Memory Protection Address 2pmpaddr2640rwPhysical Memory Protection Address 3pmpaddr3640rwPhysical Memory Protection Address 4pmpaddr5640rwPhysical Memory Protection Address 5pmpaddr6640rwPhysical Memory Protection Address 6					
mcause640rwMachine Causemtval640rwMachine Trap Valuemip640rwMachine Interrupt Pendingpmpcfg0640rwPhysical Memory Protection Configuration 0pmpcfg2640rwPhysical Memory Protection Configuration 2pmpaddr0640rwPhysical Memory Protection Address 0pmpaddr1640rwPhysical Memory Protection Address 1pmpaddr2640rwPhysical Memory Protection Address 2pmpaddr3640rwPhysical Memory Protection Address 3pmpaddr4640rwPhysical Memory Protection Address 4pmpaddr5640rwPhysical Memory Protection Address 5pmpaddr6640rwPhysical Memory Protection Address 6					
mtval 64 0 rw Machine Trap Value mip 64 0 rw Machine Interrupt Pending pmpcfg0 64 0 rw Physical Memory Protection Configuration 0 pmpcfg2 64 0 rw Physical Memory Protection Configuration 2 pmpaddr0 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 6				-	
mip 64 0 rw Machine Interrupt Pending pmpcfg0 64 0 rw Physical Memory Protection Configuration 0 pmpcfg2 64 0 rw Physical Memory Protection Configuration 2 pmpaddr0 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 6				-	
pmpcfg0 64 0 rw Physical Memory Protection Configuration 0 pmpcfg2 64 0 rw Physical Memory Protection Configuration 2 pmpaddr0 64 0 rw Physical Memory Protection Address 0 pmpaddr1 64 0 rw Physical Memory Protection Address 1 pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 6					
pmpcfg2640rwPhysical Memory Protection Configuration 2pmpaddr0640rwPhysical Memory Protection Address 0pmpaddr1640rwPhysical Memory Protection Address 1pmpaddr2640rwPhysical Memory Protection Address 2pmpaddr3640rwPhysical Memory Protection Address 3pmpaddr4640rwPhysical Memory Protection Address 4pmpaddr5640rwPhysical Memory Protection Address 5pmpaddr6640rwPhysical Memory Protection Address 6			0	rw	
pmpaddr0640rwPhysical Memory Protection Address 0pmpaddr1640rwPhysical Memory Protection Address 1pmpaddr2640rwPhysical Memory Protection Address 2pmpaddr3640rwPhysical Memory Protection Address 3pmpaddr4640rwPhysical Memory Protection Address 4pmpaddr5640rwPhysical Memory Protection Address 5pmpaddr6640rwPhysical Memory Protection Address 6					
pmpaddr1640rwPhysical Memory Protection Address 1pmpaddr2640rwPhysical Memory Protection Address 2pmpaddr3640rwPhysical Memory Protection Address 3pmpaddr4640rwPhysical Memory Protection Address 4pmpaddr5640rwPhysical Memory Protection Address 5pmpaddr6640rwPhysical Memory Protection Address 6					v v
pmpaddr2 64 0 rw Physical Memory Protection Address 2 pmpaddr3 64 0 rw Physical Memory Protection Address 3 pmpaddr4 64 0 rw Physical Memory Protection Address 4 pmpaddr5 64 0 rw Physical Memory Protection Address 5 pmpaddr6 64 0 rw Physical Memory Protection Address 6		64		+	
pmpaddr3640rwPhysical Memory Protection Address 3pmpaddr4640rwPhysical Memory Protection Address 4pmpaddr5640rwPhysical Memory Protection Address 5pmpaddr6640rwPhysical Memory Protection Address 6		64		-	
pmpaddr4640rwPhysical Memory Protection Address 4pmpaddr5640rwPhysical Memory Protection Address 5pmpaddr6640rwPhysical Memory Protection Address 6				-	
pmpaddr5640rwPhysical Memory Protection Address 5pmpaddr6640rwPhysical Memory Protection Address 6					
pmpaddr6 64 0 rw Physical Memory Protection Address 6	* *		0		
				1	
pp	pmpaddr7	64	0	rw	Physical Memory Protection Address 7

pmpaddr8	64	0	rw	Physical Memory Protection Address 8
pmpaddr9	64	0	rw	Physical Memory Protection Address 9
pmpaddr10	64	0	rw	Physical Memory Protection Address 10
pmpaddr11	64	0	rw	Physical Memory Protection Address 11
pmpaddr12	64	0	rw	Physical Memory Protection Address 12
pmpaddr13	64	0	rw	Physical Memory Protection Address 13
pmpaddr14	64	0	rw	Physical Memory Protection Address 14
pmpaddr15	64	0	rw	Physical Memory Protection Address 15
mcycle	64	0	rw	Machine Cycle Counter
minstret	64	0	rw	Machine Instructions Retired
mhpmcounter3	64	0	rw	Machine Performance Monitor Counter 3
mhpmcounter4	64	0	rw	Machine Performance Monitor Counter 4
mhpmcounter5	64	0	rw	Machine Performance Monitor Counter 5
mhpmcounter6	64	0	rw	Machine Performance Monitor Counter 6
mhpmcounter7	64	0	rw	Machine Performance Monitor Counter 7
mhpmcounter8	64	0	rw	Machine Performance Monitor Counter 8
mhpmcounter9	64	0	rw	Machine Performance Monitor Counter 9
mhpmcounter10	64	0	rw	Machine Performance Monitor Counter 9  Machine Performance Monitor Counter 10
mhpmcounter11	64	0	rw	Machine Performance Monitor Counter 10  Machine Performance Monitor Counter 11
mhpmcounter12	64	0	rw	Machine Performance Monitor Counter 12
mhpmcounter13	64	0	rw	Machine Performance Monitor Counter 12  Machine Performance Monitor Counter 13
mhpmcounter14	64	0		Machine Performance Monitor Counter 13  Machine Performance Monitor Counter 14
mhpmcounter15	64	0	rw	Machine Performance Monitor Counter 14  Machine Performance Monitor Counter 15
mhpmcounter16	64	0	rw	Machine Performance Monitor Counter 16
mhpmcounter17	64	0	rw	Machine Performance Monitor Counter 17
mhpmcounter18		0	rw	Machine Performance Monitor Counter 17  Machine Performance Monitor Counter 18
	64	0	rw	
mhpmcounter19	64		rw	Machine Performance Monitor Counter 19
mhpmcounter20	64	0	rw	Machine Performance Monitor Counter 20
mhpmcounter21	64	0	rw	Machine Performance Monitor Counter 21
mhpmcounter22	64	0	rw	Machine Performance Monitor Counter 22
mhpmcounter23	64	0	rw	Machine Performance Monitor Counter 23
mhpmcounter24	64	0	rw	Machine Performance Monitor Counter 24
mhpmcounter25	64	0	rw	Machine Performance Monitor Counter 25
mhpmcounter26	64	0	rw	Machine Performance Monitor Counter 26
mhpmcounter27	64	0	rw	Machine Performance Monitor Counter 27
mhpmcounter28	64	0	rw	Machine Performance Monitor Counter 28
mhpmcounter29	64	0	rw	Machine Performance Monitor Counter 29
mhpmcounter30	64	0	rw	Machine Performance Monitor Counter 30
mhpmcounter31	64	0	rw	Machine Performance Monitor Counter 31
mvendorid	64	0	r-	Vendor ID
marchid	64	0	r-	Architecture ID
mimpid	64	0	r-	Implementation ID
mhartid	64	0	r-	Hardware Thread ID

Table 13.5: Registers at level 2, type:Hart group:Machine\_Control\_and\_Status

## ${\bf 13.2.6} \quad Integration\_support$

Registers at level:2, type:Hart group:Integration\_support

Name	Bits	Initial-Hex	RW	Description
LRSCAddress	64	TITHIT TITHIT	rw	LR/SC active lock address
commercial	8	0	r-	Commercial feature in use
PTWStage	8	0	r-	PTW active stage (0:none 1:HS 2:VS 3:G)
PTWInputAddr	64	0	r-	PTW input address
PTWLevel	8	0	r-	PTW active level

Table 13.6: Registers at level 2, type:Hart group:Integration\_support