



Imperas Guide to using Virtual Platforms

Platform / Module Specific Information for
imperas.ovpworld.org / ArmCortexMuCOS-II

Imperas Software Limited

Imperas Buildings, North Weston
Thame, Oxfordshire, OX9 2HA, U.K.
docs@imperas.com.



| | |
|----------|---|
| Author | Imperas Software Limited |
| Version | 20211118.0 |
| Filename | Imperas_Platform_User_Guide_ArmCortexMuCOS-II.pdf |
| Created | 31 December 2021 |
| Status | OVP Standard Release |

Copyright Notice

Copyright 2021 Imperas Software Limited. All rights reserved. This software and documentation contain information that is the property of Imperas Software Limited. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Imperas Software Limited, or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Imperas permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any.

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the readers responsibility to determine the applicable regulations and to comply with them.

Disclaimer

IMPERAS SOFTWARE LIMITED, AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Model Release Status

This model is released as part of OVP releases and is included in OVPworld packages. Please visit OVPworld.org.

Table Of Contents

| | |
|--|----|
| 1.0 Platform / Module: ArmCortexMuCOS-II | 5 |
| 1.1 Virtual Platform / Module Type | 5 |
| 1.2 Description | 5 |
| 1.3 Licensing | 5 |
| 1.4 Limitations | 5 |
| 1.5 Reference | 5 |
| 1.6 Location | 5 |
| 2.0 Command Line Control of the Platform | 5 |
| 2.1 Built-in Arguments | 5 |
| 2.2 Platform Specific Command Line Arguments | 5 |
| 3.0 Processor [arm.ovpworld.org/processor/armmm/1.0] instance: cpu1 | 6 |
| 3.1 Processor model type: 'armmm' variant 'Cortex-M3' definition | 6 |
| 3.2 Instance Parameters | 8 |
| 3.3 Memory Map for processor 'cpu1' bus: 'bus1' | 8 |
| 3.4 Net Connections to processor: 'cpu1' | 8 |
| 4.0 Peripheral Instances | 8 |
| 4.1 Peripheral [ovpworld.org/peripheral/ledRegister/1.0] instance: led | 8 |
| 5.0 Overview of Imperas OVP Virtual Platforms | 10 |
| 6.0 Getting Started with Imperas OVP Virtual Platforms | 11 |
| 7.0 Simulating Software | 11 |
| 7.1 Getting a license key to run | 11 |
| 7.2 Normal runs | 11 |
| 7.3 Loading Software | 11 |
| 7.4 Semihosting | 12 |
| 7.5 Using a terminal (UART) | 12 |
| 7.6 Interacting with the simulation (keyboard and mouse) | 12 |
| 7.7 More Information (Documentation) on Simulation | 12 |
| 8.0 Debugging Software running on an Imperas OVP Virtual Platform | 12 |
| 8.1 Debugging with GDB | 12 |
| 8.2 Debugging with Imperas M*DBG | 13 |
| 8.3 Debugging with the Imperas eGui and GDB | 13 |
| 8.4 Debugging with the Imperas eGui and M*DBG | 13 |
| 8.5 Debugging with Imperas eGui and Eclipse | 13 |
| 8.6 Debugging applications running under a simulated operating system | 14 |
| 9.0 Modifying the Platform / Module | 14 |
| 9.1 Platforms / Modules use C/C++ and OVP APIs | 14 |
| 9.2 Platforms/Modules/Peripherals can be easily built with iGen from Imperas | 14 |
| 9.3 Re-configuring the platform | 14 |
| 9.4 Replacing peripherals components | 15 |
| 9.5 Adding new peripherals components | 15 |

10.0 Available Virtual Platforms 16

1.0 Platform / Module: ArmCortexMuCOS-II

This document provides the details of the usage of an Imperas OVP Virtual Platform / Module. The first half of the document covers specifics of this particular component. For more information about Imperas OVP virtual platforms, how they are built and used, please see the later sections in this document.

1.1 Virtual Platform / Module Type

Hardware described using OVP can either be a platform, module, processor, or peripheral. This is a bare metal platform.

1.2 Description

Platform for Micrium uc/OS-II bring up and simple LED access

1.3 Licensing

Open Source Apache 2.0

1.4 Limitations

BareMetal platform for bring up of uc/OS-II on ARM Cortex-M3 processor

1.5 Reference

www.micrium.com/page/products/rtos/os-ii

1.6 Location

The ArmCortexMuCOS-II virtual platform / module is located in an Imperas/OVP installation at the VLNV: [imperas.ovpworld.org / platform / ArmCortexMuCOS-II / 1.0](http://imperas.ovpworld.org/platform/ArmCortexMuCOS-II/1.0).

2.0 Command Line Control of the Platform

2.1 Built-in Arguments

Table 1. Platform Built-in Arguments

| Attribute | Value | Description |
|-----------|---------|--|
| allargs | allargs | The Command line parser will accept the complete imperas argument set. Note that this option is ignored in some Imperas products |

When running a platform in a Windows or Linux shell several command arguments can be specified. Typically there is a '-help' command which lists the commands available in the platforms. For example:
`myplatform.exe -help`

Some command line arguments require a value to be provided. For example:
`myplatform.exe -program myimagefile.elf`

2.2 Platform Specific Command Line Arguments

Table 2. Platform Command Line Arguments

| Name | Type | Description |
|--------|-----------|--------------------|
| kernel | stringvar | the uc/OS-II image |

3.0 Processor [arm.ovpworld.org/processor/armmm/1.0] instance: cpu1

3.1 Processor model type: 'armmm' variant 'Cortex-M3' definition

Imperas OVP processor models support multiple variants and details of the variants implemented in this model can be found in:

- the Imperas installation located at ImperasLib/source/arm.ovpworld.org/processor/armmm/1.0/doc
- the OVP website: [OVP Model Specific Information armmm Cortex-M3.pdf](#)

3.1.1 Description

ARMM Processor Model

3.1.2 Licensing

Usage of binary model under license governing simulator usage.

Note that for models of ARM CPUs the license includes the following terms:

Licensee is granted a non-exclusive, worldwide, non-transferable, revocable licence to:

If no source is being provided to the Licensee: use and copy only (no modifications rights are granted) the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.

If source code is being provided to the Licensee: use, copy and modify the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment.

In the case of any Licensee who is either or both an academic or educational institution the purposes shall be limited to internal use.

Except to the extent that such activity is permitted by applicable law, Licensee shall not reverse engineer, decompile, or disassemble this model. If this model was provided to Licensee in Europe, Licensee shall not reverse engineer, decompile or disassemble the Model for the purposes of error correction.

The License agreement does not entitle Licensee to manufacture in silicon any product based on this model. The License agreement does not entitle Licensee to use this model for evaluating the validity of any ARM patent.

The License agreement does not entitle Licensee to use the model to emulate an ARM based system to run application software in a production or live environment.

Source of model available under separate Imperas Software License Agreement.

3.1.3 Limitations

Performance Monitors are not implemented.

Debug Extension and related blocks are not implemented.

3.1.4 Verification

Models have been extensively tested by Imperas. ARM Cortex-M models have been successfully used by customers to simulate the Micrium uC/OS-II kernel and FreeRTOS.

3.1.5 Features

The model is configured with 16 interrupts and 3 priority bits (use `override_numInterrupts` and `override_priorityBits` parameters to change these).

Thumb-2 instructions are supported.

MPU is present. Use parameter `override_MPU_TYPE` to disable it or change the number of MPU regions if required.

SysTick timer is present. Use parameter `SysTickPresent` to disable it if required.

FPU extension is not present. Use parameter `override_MVFR0` to enable it if required.

DSP extension is not present. Use parameter `override_InstructionAttributes3` to enable it if required.

Bit-band region is present. Use parameter `BitBandPresent` to disable it if required.

3.1.6 Unpredictable Behavior

Many instruction behaviors are described in the ARM ARM as **CONSTRAINED UNPREDICTABLE**. This section describes how such situations are handled by this model.

3.1.7 Equal Target Registers

Some instructions allow the specification of two target registers (for example, double-width **SMULL**, or some **VMOV** variants), and such instructions are **CONSTRAINED UNPREDICTABLE** if the same target register is specified in both positions. In this model, such instructions are treated as **UNDEFINED**.

3.1.8 Floating Point Load/Store Multiple Lists

Instructions that load or store a list of floating point registers (e.g. **VSTM**, **VLDM**, **VPUSH**, **VPOP**) are **CONSTRAINED UNPREDICTABLE** if either the uppermost register in the specified range is greater than 32 or (for 64-bit registers) if more than 16 registers are specified. In this model, such instructions are treated as **UNDEFINED**.

3.1.9 If-Then (IT) Block Constraints

Where the behavior of an instruction in an if-then (IT) block is described as **CONSTRAINED UNPREDICTABLE**, this model treats that instruction as **UNDEFINED**.

3.1.10 Use of R13

Use of R13 is described as **CONSTRAINED UNPREDICTABLE** in many circumstances. This model allows R13 to be used like any other GPR.

3.1.11 Use of R15

Use of R15 is described as CONSTRAINED UNPREDICTABLE in many circumstances. This model allows such use to be configured using the parameter "unpredictableR15" as follows:

Value "undefined": any reference to R15 in such a situation is treated as UNDEFINED;

Value "nop": any reference to R15 in such a situation causes the instruction to be treated as a NOP;

Value "raz_wi": any reference to R15 in such a situation causes the instruction to be treated as a RAZ/WI (that is, R15 is read as zero and write-ignored);

Value "execute": any reference to R15 in such a situation is executed using the current value of R15 on read, and writes to R15 are allowed.

Value "assert": any reference to R15 in such a situation causes the simulation to halt with an assertion message (allowing any such unpredictable uses to be easily identified).

In this variant, the default value of "unpredictableR15" is "execute".

3.2 Instance Parameters

Several parameters can be specified when a processor is instanced in a platform. For this processor instance 'cpu1' it has been instanced with the following parameters:

Table 3. Processor Instance 'cpu1' Parameters (Configurations)

| Parameter | Value | Description |
|--------------------|---|---|
| endian | little | Select processor endian (big or little) |
| simulateexceptions | simulateexceptions | Causes the processor simulate exceptions instead of halting |
| mips | 100.0 | The nominal MIPS for the processor |
| imagefile | ucosiiDemoApplication.ARM_CORTEX_M3.elf | The image file to load onto the processor |
| semihostvendor | arm.ovpworld.org | The VLNV vendor name of a Semihost library |
| semihostname | armNewlib | The VLNV name of a Semihost library |

Table 4. Processor Instance 'cpu1' Parameters (Attributes)

| Parameter Name | Value | Type |
|----------------|-----------|------|
| variant | Cortex-M3 | enum |
| compatibility | gdb | enum |

3.3 Memory Map for processor 'cpu1' bus: 'bus1'

Processor instance 'cpu1' is connected to bus 'bus1' using master port 'INSTRUCTION'.

Processor instance 'cpu1' is connected to bus 'bus1' using master port 'DATA'.

Table 5. Memory Map ('cpu1' / 'bus1' [width: 32])

| Lo Address | Hi Address | Instance | Component |
|------------|------------|----------|-------------|
| 0x0 | 0xFFFFFFFF | memory1 | ram |
| 0x10000000 | 0x10000007 | led | ledRegister |
| 0x20000000 | 0xFFFFFFFF | memory2 | ram |

3.4 Net Connections to processor: 'cpu1'

There are no nets connected to this processor.

4.0 Peripheral Instances

4.1 Peripheral [ovpworld.org/peripheral/ledRegister/1.0] instance: led

4.1.1 Description

Simple test peripheral providing a register that may be used to toggle LED outputs.

4.1.2 Licensing

Open Source Apache 2.0

4.1.3 Limitations

None

4.1.4 Reference

This is not based upon a real device

There are no configuration options set for this peripheral instance.

5.0 Overview of Imperas OVP Virtual Platforms

This document provides the details of the usage of an Imperas OVP Virtual Platform / Module. The first half of the document covers specifics of this particular virtual platform / module.

This second part of the document, includes information about Imperas OVP virtual platforms and modules, how they are built and used.

The Imperas virtual platforms are designed to provide a base for you to run high-speed software simulations of CPU-based SoCs and platforms on any suitable PC. They are typically based on the functionality of vendors fixed or evaluation platforms, enabling you to simulate software on these reference platforms. Typically virtual platforms are fixed and require the vendor to modify or extend them. Imperas virtual platforms are different in that they enable you to extend the functionality of the virtual platform, to closer reflect your own platform, by adding more component models, running different operating systems or adding additional applications.

Imperas virtual platforms are created using the Imperas iGen technology, allowing them to be used with Imperas OVP based simulators and also with Accellera/OSCI compliant SystemC simulators and commercial EDA System Design environments that use SystemC.

Virtual platforms include simulation models of the target devices, including the processor model(s) for the target device plus enough peripheral models to boot an operating system or run bare metal applications. The platform and the peripheral models used in most of the virtual platforms are open source, so that you can easily add new models to the platform as well as modify the existing models. Some models are only provided as binary, normally because the IP owner has restricted the release of the model source. In this case, please contact Imperas for more information.

There are typically several generic flavors of the virtual platforms for specific processor families, some targeting full operating systems, such as Linux, and some which focus on Real Time Operating Systems (RTOS) such as Mentor Nucleus or freeRTOS. OVP models of the processor cores are included in the virtual platforms, and for those processors which support multiple cores SMP Linux is often supported for that virtual platform. For all of these virtual platforms, many of the peripheral components of the platform are modeled, often including the Ethernet and USB components. The semi-hosting capability of the Imperas virtual platform simulator products enables connection via the Ethernet and USB components from the virtual platform to the real world via the x86 host machine.

The Imperas OVP CPU models are written using the OVP Virtual Machine Interface (VMI) API that defines the behavior of the processor. The VMI API makes a clear line between model and simulator allowing very good optimization and world class high speed performance. The processor models are Instruction Accurate and do not model the detailed cycle timing of the processor and they implement functionality at the level of a Programmers View of the processor and peripherals and the software running on them does not know it is not running on hardware. Many models are provided as a binary shared object

and also as source. This allows the download and use of the model binary or the use of the source to explore and modify the model. The models are run through an extensive QA and regression testing process and most processor model families are validated using technology provided by the processor IP owners. All the models in this platform are developed with the Open Virtual Platforms APIs and are implemented in C. A platform can be modeled as different levels of hierarchy using separately describable and compilable modules.

More information on modeling and APIs can be found on the www.OVPworld.org site.

6.0 Getting Started with Imperas OVP Virtual Platforms

Virtual platforms are downloadable from the OVPworld website OVPworld.org/downloads. You need to browse and look for '<platform processor name> Examples'. You do need to be registered and logged in on the OVP site to download. OVPworld currently provides 32 bit host versions of packages containing virtual platforms.

When downloading, choose, Linux or Windows host. 32 bit packages can be installed and executed on 32 bit or 64 bit hosts. If you require a 64 bit host version please contact Imperas.

For example, for the ARM Versatile Express platform booting Linux on Cortex-A15MP Single, Dual, and Quad core procesors, you would want the download package: 'OVPSim_demo_Linux_ArmVersatileExpress_arm_Cortex-A15MP'.

Most virtual platform packages contain the platform and all the processor and peripheral models needed. You will need to download a simulator to run the platform. You can use OVPSim, downloadable from OVPworld.org/downloads, or you can use one of the Imperas simulators (imperas.com/products) available commercially from Imperas.

7.0 Simulating Software

7.1 Getting a license key to run

After you have downloaded you will need a runtime license key before the simulators will run. For OVPSim please visit OVPworld.org/likey and provide the required information and an evaluation/demo license key will be automatically sent to you. If you are using Imperas, then please contact Imperas for a license key.

7.2 Normal runs

To run a platform, read the section below on command line control of the platform and the section on setting command line arguments.

7.3 Loading Software

For most virtual platforms the platform is already configured to run the default software application/program and there is normally a script to run that sets some arguments. You can then copy/edit this script to select your own applications etc.

The example application programs are typically .elf format files and are provided pre-compiled. There are normally makefiles and associated scripts to recompile the example applications.

To find more information about compiling and loading software, the following document should be looked at: [Imperas Installation and Getting Started.pdf](#).

7.4 Semihosting

In a virtual platform, semihosting is not normally used as there is normally hardware that implements the appropriate functionality - for example I/O will be handled by UARTs etc.

7.5 Using a terminal (UART)

If the platform includes one or more UARTs you will need to connect a terminal program to it so that you can see output and type into the simulated program. Review the list of peripherals below and see what configuration options it has been set with. In most cases there is an option to set to instruct the simulator to 'pop up' a terminal window connected to the simulated UART.

7.6 Interacting with the simulation (keyboard and mouse)

If the platform has a simulated UART you can normally set a command to get the simulator to pop up a terminal window allowing you to see output from the simulated UART and also allowing you to type characters into the UART that can be processed by the simulated software.

If your simulated platform has an LCD device then you can often configure it to recognize mouse movements and mouse clicks - allowing full interaction.

To see these interactions in action, have a look at some of the available videos available at OVPworld.org/demosandvideos.

7.7 More Information (Documentation) on Simulation

To find more information about running simulations and more of the options the simulators provide, the following documents should be looked at:

[Imperas Installation and Getting Started.pdf](#)

[Simulation Control of Platforms and Modules User Guide.pdf](#)

[Advanced Simulation Control of Platforms and Modules User Guide.pdf](#)

[OVP Control File User Guide.pdf](#)

A full list of the currently available OVP documentation is available: OVPworld.org/documentation.

8.0 Debugging Software running on an Imperas OVP Virtual Platform

The Imperas and OVP simulators have several different interfaces to debuggers. These include several proprietary formats and also the standard GNU RSP format is supported allowing many compatible debuggers to be used. Below are some examples that Imperas directly support.

8.1 Debugging with GDB

A GNU debugger (GDB) can be connected to a processor in a platform using the RSP protocol. This allows the application program running on a processor to be debugged using a specific GDB for the processor selected. When using the Imperas Professional products many connections can be made allowing a GDB to be connected to all the processors in the platform.

The use of GDB is documented: [OVPSim Debugging Applications with GDB User Guide.pdf](#).

8.2 Debugging with Imperas M*DBG

The Imperas multi-processor debugger can be connected to a platform and through this connection you can debug application programs running on all of the processors instanced within the platform. It is also capable, within this single unified environment, to debug peripheral model behavioral code in conjunction with the processor application programs.

For more information please see the Imperas M*DBG user guide.

The Imperas multi-processor debugger is also capable of controlling the Imperas Verification Analysis and Profiling (VAP) tools in real time, making them invaluable to application program development, debugging and analysis.

For more information please see the Imperas VAP tools user guide.

8.3 Debugging with the Imperas eGui and GDB

Imperas eGui gives a GUI front end to the use of the GDB debugger. It allows use of all the features of GDB including source level application program debugging on processors.

8.4 Debugging with the Imperas eGui and M*DBG

Imperas eGui gives a GUI front end to the Imperas multi-processor debugger. It provides all the features of this debugger but does so with source level application program debugging on processors and source level debugging of the behavioral code on peripheral components in the platform. A context view shows all the processor and peripheral components within the platform and allows switching between them to examine the state of each at the event at which the simulation was stopped

Imperas eGui provides a menu from which the Imperas VAP tools can be controlled.

8.5 Debugging with Imperas eGui and Eclipse

Imperas provide a GUI based on Eclipse called eGui. This provides a GUI front end to use with a standard GDB or the Imperas MPD (Multi-Processor Debugger).

The use of eGui is documented: [eGui Eclipse User Guide.pdf](#).

A standard Eclipse CDT development environment can be connected to one or more processors in a

platform (multiple processors require an Imperas professional product). The simulation platform is started remotely or using the external tool feature in Eclipse, opens a debug port and awaits the connection with Eclipse. All features provided by the Eclipse CDT development environment are available to be used to debug software applications executing on the processors in the platform.

The use of Eclipse is documented: [OVPSim Debugging Applications with Eclipse User Guide.pdf](#).

8.6 Debugging applications running under a simulated operating system

If the simulated platform is running an Operating System and the platform has a UART or Ethernet etc connection then it is often possible to connect an external debugger and debug the applications running under the simulated operating system.

An example would be a simulated platform running the Linux operating system, such as the MIPS Malta, or ARM Versatile Express. Within the simulated Linux you can start a gdbserver that connects from within the simulation through a UART out to the host PC via a port. Within the host PC you start a terminal program and connect to the port with a debugger such as GDB and can then debug the simulated user application.

9.0 Modifying the Platform / Module

9.1 Platforms / Modules use C/C++ and OVP APIs

The Imperas and OVP simulators execute a platform / module that is written in C/C++ and that makes function calls into the simulator's APIs. Thus the virtual platform / module is compiled from C/C++ into a binary shared object that the simulator loads and runs. OVP provides the definition and documentation that defines the C APIs for modeling the platforms, modules, the peripherals, and the processors. You can find more information about these APIs on the OVP website and in the OVP API documentation.

9.2 Platforms/Modules/Peripherals can be easily built with iGen from Imperas

Imperas provides a product 'iGen' that takes an input script file and creates the C/C++ files needed for platforms, modules, and peripherals - it creates the C/C++ file that is compiled into the platform, module or peripheral that is needed as an object file by the simulator. iGen creates the C/C++ files, you then need to add any necessary behaviors or further details etc. For platforms iGen creates either a C platform or a C++ SystemC TLM2 platform. For peripherals or modules iGen creates the C files and also provides a native C++ SystemC TLM2 interface to allow the peripheral/module to be instantiated in SystemC TLM2 platforms.

Information on iGen is available from: imperas.com/products.

9.3 Re-configuring the platform

There will normally be several configuration options that you can set when running the platform without the need to change any source. Refer to the section above on command line arguments. If these do not allow you to make the changes you need, then you may need to edit and recompile the source of the platform.

The source of the platform, modules, and the source of the peripherals will be installed as part of the packages you are using. The sources are located in the Imperas/OVP installation VLNV source tree. The VLNV term refers to: Vendor (eg arm.ovpworld.org), Library (eg platform), Name, (eg ArmVersatileExpress-CA15), and Version (eg 1.0). To modify the platform, locate the platform source files.

If you are an Imperas user and have access to iGen, we recommend you modify the source script files and regenerate and recompile the C that makes up the platform. Refer to the Imperas iGen model generator guide and the Imperas platform generator guide.

If you are using the C or SystemC TLM2 platforms with OVPsim, then you can edit the C/C++ files, recompile the source directly using the supplied makefiles, and then run the simulator directly with the resultant shared object.

9.4 Replacing peripherals components

If you need to replace peripherals, find the appropriate place in the source of the platform, make the change you need, and recompile etc. Look in the library for documentation on available peripherals and their configuration options.

9.5 Adding new peripherals components

If you need to add peripherals, find the appropriate place in the source, make the additions you need, and recompile etc. Look in the library for documentation on available peripherals and their configuration options.

If you need to create new peripheral components then use iGen to very quickly create the necessary C/C++ files that get you started. With iGen you can create peripherals with register/memory state in a few lines of iGen source. When adding behavior to the peripherals refer to the OVP API documentation.

10.0 Available Virtual Platforms

Table 6. Imperas / OVP Extendable Platform Kits (13 available)

| Name | Vendor |
|--------------------------|------------------------|
| AlteraCycloneIII_3c120 | altera.ovpworld.org |
| AlteraCycloneV_HPS | altera.ovpworld.org |
| ArmIntegratorCP | arm.ovpworld.org |
| ArmVersatileExpress | arm.ovpworld.org |
| ArmVersatileExpress-CA15 | arm.ovpworld.org |
| ArmVersatileExpress-CA9 | arm.ovpworld.org |
| AtmelAT91SAM7 | atmel.ovpworld.org |
| FreescaleKinetis60 | freescale.ovpworld.org |
| FreescaleKinetis64 | freescale.ovpworld.org |
| FreescaleVybridVFXx | freescale.ovpworld.org |
| MipsMalta | mips.ovpworld.org |
| RenesasUPD70F3441 | renesas.ovpworld.org |
| XilinxML505 | xilinx.ovpworld.org |

Table 7. Imperas General Virtual Platforms (6 available)

| Name | Vendor |
|---|----------------------|
| arm-ti-eabi | arm.imperas.com |
| armm-ti-coff | arm.imperas.com |
| armm-ti-eabi | arm.imperas.com |
| HeteroAlteraCycloneV_HPS_CycloneIII_3c120 | imperas.ovpworld.org |
| HeteroArmNucleusMIPSLinux | imperas.ovpworld.org |
| SiFiveFU540 | imperas.ovpworld.org |

Table 8. Imperas Modules (component of other platforms) (55 available)

| Name | Vendor |
|--------------------------------|----------------------|
| AlteraCycloneIII_3c120 | altera.ovpworld.org |
| AlteraCycloneV_HPS | altera.ovpworld.org |
| AE350 | andes.ovpworld.org |
| ARMv8-A-FMv1 | arm.ovpworld.org |
| ArmIntegratorCP | arm.ovpworld.org |
| ArmVersatileExpress | arm.ovpworld.org |
| ArmVersatileExpress-CA15 | arm.ovpworld.org |
| ArmVersatileExpress-CA9 | arm.ovpworld.org |
| AtmelAT91SAM7 | atmel.ovpworld.org |
| ArmCortexMFreeRTOS | imperas.ovpworld.org |
| ArmCortexMuCOS-II | imperas.ovpworld.org |
| ArmKernel | imperas.ovpworld.org |
| ArmKernelDual | imperas.ovpworld.org |
| BareMetalMIPS | imperas.ovpworld.org |
| Dual_ARMv8-A-FMv1_VLAN | imperas.ovpworld.org |
| Hetero_1xArm_3xMips32 | imperas.ovpworld.org |
| Hetero_ARM_RISCV_NeuralNetwork | imperas.ovpworld.org |

| | |
|---|------------------------|
| Hetero_ARMv8-A-FMv1_Cortex-M3 | imperas.ovpworld.org |
| Hetero_ARMv8-A-FMv1_MIPS_microAptiv | imperas.ovpworld.org |
| Hetero_AlteraCycloneV_HPS_AlteraCycloneIII_3c120 | imperas.ovpworld.org |
| Hetero_ArmIntegratorCP_XilinxMicroBlaze | imperas.ovpworld.org |
| Hetero_ArmVersatileExpress_MipsMalta | imperas.ovpworld.org |
| Hetero_ArmVersatileExpress_XilinxMicroBlaze | imperas.ovpworld.org |
| Quad_ArmVersatileExpress-CA15 | imperas.ovpworld.org |
| RiscvRV32FreeRTOS | imperas.ovpworld.org |
| MipsMalta | mips.ovpworld.org |
| iMX6S | nxp.ovpworld.org |
| RenesasUPD70F3441 | renesas.ovpworld.org |
| ghs-multi | renesas.ovpworld.org |
| virtio | riscv.ovpworld.org |
| FaultInjection | safepower.ovpworld.org |
| PublicDemonstrator | safepower.ovpworld.org |
| Zynq_PL_DualMicroblaze | safepower.ovpworld.org |
| Zynq_PL_NoC | safepower.ovpworld.org |
| Zynq_PL_NoC_node | safepower.ovpworld.org |
| Zynq_PL_NostrumNoC | safepower.ovpworld.org |
| Zynq_PL_NostrumNoC_node | safepower.ovpworld.org |
| Zynq_PL_RO | safepower.ovpworld.org |
| Zynq_PL_SingleMicroblaze | safepower.ovpworld.org |
| Zynq_PL_TTElNoC | safepower.ovpworld.org |
| Zynq_PL_TTElNoC_node | safepower.ovpworld.org |
| Zynq_PL_TTElNoC_processing_node_public_demonstrator | safepower.ovpworld.org |
| Zynq_PL_TTElNoC_public_demonstrator | safepower.ovpworld.org |
| Zynq_PL_TTElNoC_sensor_actor_node_public_demonstrator | safepower.ovpworld.org |
| FU540 | sifive.ovpworld.org |
| S51CC | sifive.ovpworld.org |
| coreip-s51-arty | sifive.ovpworld.org |
| coreip-s51-rtl | sifive.ovpworld.org |
| dualFifo | vendor.com |
| XilinxML505 | xilinx.ovpworld.org |
| Zynq | xilinx.ovpworld.org |
| Zynq_PL_Default | xilinx.ovpworld.org |
| Zynq_PS | xilinx.ovpworld.org |
| zc702 | xilinx.ovpworld.org |
| zc706 | xilinx.ovpworld.org |

Table 9. Imperas / OVP Bare Metal Virtual Platforms (22 available)

| Name | Vendor |
|------------------------------------|---------------------|
| BareMetalNios_IISingle | altera.ovpworld.org |
| BareMetalArcSingle | arc.ovpworld.org |
| BareMetalArm7Single | arm.ovpworld.org |
| BareMetalArmCortexADual | arm.ovpworld.org |
| BareMetalArmCortexASingle | arm.ovpworld.org |
| BareMetalArmCortexASingleAngelTrap | arm.ovpworld.org |
| BareMetalArmCortexMSingle | arm.ovpworld.org |

| | |
|--------------------------|--------------------------|
| ArmCortexMFreeRTOS | imperas.ovpworld.org |
| ArmCortexMuCOS-II | imperas.ovpworld.org |
| BareMetalArmx1Mips32x3 | imperas.ovpworld.org |
| Or1kUlinux | imperas.ovpworld.org |
| BareMetalM14KSingle | mips.ovpworld.org |
| BareMetalMips32Dual | mips.ovpworld.org |
| BareMetalMips32Single | mips.ovpworld.org |
| BareMetalMips64Single | mips.ovpworld.org |
| BareMetalMipsDual | mips.ovpworld.org |
| BareMetalMipsSingle | mips.ovpworld.org |
| BareMetalOr1kSingle | ovpworld.org |
| BareMetalM16cSingle | posedgesoft.ovpworld.org |
| BareMetalPowerPc32Single | power.ovpworld.org |
| BareMetalV850Single | renesas.ovpworld.org |
| ghs-multi | renesas.ovpworld.org |

#