




- Engineers
- Hardware enthusiasts
- Software developers
- Very interested in FPGA
- Working with Symbiotic EDA on NextPnR, Yosys, ...




## ULX3S - Top





## **ULX3S-Bottom**










## What is FPGA?

- Field-programmable gate array
- Logic block LUT + D Flip-Flop + full adder
- I/O block one per each pin
- Interconnections, clock tree
- Hard block Block RAM, multipliers, DSP, CPU,...





# Logic block





## Lattice ECP5

- Affordable price
- From 12K to 85K
- 5G SERDES
- Open source toolchain
- Lot of nice boards available



# How do we program FPGA?

- HDL Hardware description language
- VHDL and Verilog
- Analysis: parsing and validation of HDL
- Synthesis: HDL -> netlist
- Place-and-route: netlist -> specific FPGA technology
- Assembler: specific FPGA technology -> bitstream
- Programming: deploying bitstream on device (serial flash memory or SRAM)
- Timing analysis
- Simulation

## Open source tools

- Yosys Verilog synthesis tool by Clifford Wolf
- NextPnR Place and route tool by Symbiotic EDA team
- Project Trellis Documenting the Lattice ECP5 bit-stream format by David Shah
- APIO micro-ecosystem for open FPGAs by Jesús Arroyo Torrens and Juan González (Obijuan)

## And more ...

- Arachne PnR Place and route tool by Cotton Seed (ICE40)
- Project IceStorm Assembler, time analysis and FPGA programming tool by Clifford Wolf and Mathias Lasser (ICE40)
- Icestudio graphic editor for open FPGAs by Jesús Arroyo Torrens
- Icarus Verilog by Stephen Williams
- Verilator by Wilson Snyder with Duane Galbi and Paul Wasson
- FuseSoC package manager and a set of build tools for FPGA/ASIC development by Olof Kindgren



## YOSYS

- This is a framework for RTL synthesis tools. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
- Yosys can be adapted to perform any synthesis job by combining the existing passes (algorithms) using synthesis scripts and adding additional passes as needed by extending the yosys C++ code base.
- Yosys is free software licensed under the ISC license (a GPL compatible license that is similar in terms to the MIT license or the 2clause BSD license).




## NextPnR

NextPnR aims to be a vendor neutral, timing driven, FOSS FPGA place and route tool.

## Currently nextpnr supports:

- Lattice iCE40 devices supported by Project IceStorm
- Lattice ECP5 devices supported by Project Trellis
- A "generic" back-end for user-defined architectures





# **Project Trellis**

## LFE5U-25F Tilegrid

MIB_ROCO DUMMY_TILE_0	MIB_ROC1 DUMMY_TILE_8	MIB_ROC2 DUMMY_TILE_1	MIB_ROC3 BANKREF0	MIB_ROC4 PIOT0  TAP_ROC4 DUMMY_TILE_A	MIB_ROC5 PIOT1	MIB_R0C6 PIOT0	MIB_R0C7 PIOT1	MIB_ROC8 DUMMY_TILE_8	MIB_R0C9 PIOT0	MIB_ROC10 PIOT1	MIB_ROC11 PIOT0	MIB_ROC12 PIOT1	MIB_ROC13 PIOT0	MIB_ROC14 PIOT1	MIB_R0C15 PIOT0	MIB_ROC16 PIOT1	MIB_ROC17 DUMMY_TILE_8	MIB_ROC18 PIOT0
MIB_R1C0	CIB_R1C1	CIB_R1C2	CIB_R1C3	CIB_RIC4 CIB  MIB_RIC4 PICT0	CIB_RIC5	CIB_R1C6	CIB_R1C7	CIB_R1C8	CIB_R1C9	CIB_R1C10	CIB_RICII	CIB_R1C12	CIB_R1C13	CIB_R1C14	CIB_R1C15	CIB_R1C16	CIB_R1C17	CIB_RIC18
BANKREF7A	CIB_LR_S	CIB	CIB		CIB	CIB	CIB	CIB	CIB	CIB	CIB	CIB	CIB	CIB	CIB	CIB	CIB	CIB
MIB_R1C0 DUMMY_TILE_0	MIB_RICI DUMMY_TILE_8	MIB_RIC2 DUMMY_TILE_1	MIB_R1C3 DUMMY_TILE_1	TAP_RIC4 DUMMY_TILE_A TAP_RIC4 TAP_DRIVE_CIB	MIB_R1C5 PICT1	MIB_R1C6 PICT0	MIB_R1C7 PICT1	MIB_RIC8 DUMMY_TILE_8	MIB_R1C9 PICT0	MIB_RIC10 PICT1	MIB_RICII PICTO	MIB_RIC12 PICT1	MIB_RIC13 PICT0	MIB_RIC14 PICT1	MIB_RIC15 PICT0	MIB_RIC16 PICT1	MIB_R1C17 DUMMY_TILE_8	MIB_RIC18 PICT0
MIB_R2C0	CIB_R2CI	R2C2	R2C3	R2C4 PLC2  TAP_R2C4 TAP_DRIVE	R2C5	R2C6	R2C7	R2C8	R2C9	R2C10	R2C11	R2C12	R2C13	R2C14	R2C15	R2C16	R2C17	R2C18
PICL0	CIB_LR	PLC2	PLC2		PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2
MIB_R3C0	CIB_R3CI	R3C2	R3C3	R3C4 PLC2  TAP_R3C4 TAP_DRIVE	R3C5	R3C6	R3C7	R3C8	R3C9	R3C10	R3C11	R3C12	R3C13	R3C14	R3C15	R3C16	R3C17	R3C18
PICL1	CIB_LR	PLC2	PLC2		PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2
MIB_R4C0 PICL2	CIB_R4CI CIB_LR	R4C2 PLC2	R4C3 PLC2	R4C4 PLC2  IAP_R4C4 TAP_DRIVE	R4C5 PLC2	R4C6 PLC2	R4C7 PLC2	R4C8 PLC2	R4C9 PLC2	R4C10 PLC2	R4C11 PLC2	R4C12 PLC2	R4C13 PLC2	R4C14 PLC2	R4C15 PLC2	R4C16 PLC2	R4C17 PLC2	R4C18 PLC2
MIB_R5C0	CIB_R5CI	R5C2	R5C3	RSC4 PLC2  TAP_RSC4 TAP_DRIVE	RSCS	R5C6	R5C7	R5C8	R5C9	R5C10	R5C11	R5C12	R5C13	R5C14	R5C15	R5C16	R5C17	R5C18
PICL0	CIB_LR	PLC2	PLC2		PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2
MIB_R6C0	CIB_R6CI	R6C2	R6C3	R6C4 PLC2  TAP_R6C4 TAP_DRIVE	R6C5	R6C6	R6C7	R6C8	R6C9	R6C10	R6C11	R6C12	R6C13	R6C14	R6C15	R6C16	R6C17	R6C18
PICL1_DQS0	CIB_LR	PLC2	PLC2		PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2	PLC2
MIB_R7C0 PICL2_DQS1	CIB_R7CI CIB_LR	R7C2 PLC2	R7C3 PLC2	R7C4 PLC2  TAP_R7C4 TAP_DRIVE	R7C5 PLC2	R7C6 PLC2	R7C7 PLC2	R7C8 PLC2	R7C9 PLC2	R7C10 PLC2	R7C11 PLC2	R7C12 PLC2	R7C13 PLC2	R7C14 PLC2	R7C15 PLC2	R7C16 PLC2	R7C17 PLC2	R7C18 PLC2

## **APIO**

## apio build

## apio verify

### apio lint


## apio sim

# HANDS ON WORKSHOP



# Set up for your board

- Enter tutorials folder of fpga-odysseus
- apio init –board ulx3s-12f
- If board is 1.7 revision :cp ulx3s\_v17patch.lpf ulx3s.lpf
- All projects use symbolic links to these files






## Init


```
module top ( output wifi_gpio0 );
  assign wifi_gpio0 = 1'b1;
endmodule
```


- apio build
- apio upload
- apio clean

## **LED**



## **Button**






## Counter

```
reg [31:0] cnt = 0;
always @(posedge clk_25mhz)
begin
cnt <= cnt + 1;
end
assign led = cnt[31:24];</pre>
```


# Button pressed


# Trigger

```
reg [7:0] cnt = 0;
always @(posedge btn[1])
begin
cnt <= cnt + 1;
end
assign led = cnt;</pre>
```









- Digital Analog Converter
- PWM
- We will change frequency of change, but keep 50% duty cycle


# Tone frequency

				(	Octaves				1
	1	2	3	4	5	6	7	8	9
С	32.70	65.41	130.81	261.63	523.25	1,046.50	2,093.00	4,186.01	8,372.02
C#	34.65	69.30	138.59	277.18	554.37	1,108.73	2,217.46	4,434.92	8,869.84
D	36.71	73.42	146.83	293.66	587.33	1,174.66	2,349.32	4,698.64	9,397.27
D#	38.89	77.78	155.56	311.13	622.25	1,244.51	2,489.02	4,978.03	9,956.06
E	41.20	82.41	164.81	329.63	659.26	1,318.51	2,637.02	5,274.04	10,548.08
F	43.65	87.31	174.61	349.23	698.46	1,396.91	2,793.83	5,587.65	11,175.30
F#	46.25	92.50	185.00	369.99	739.99	1,479.98	2,959.96	5,919.91	11,839.82
G	49.00	98.00	196.00	392.00	783.99	1,567.98	3,135.96	6,271.93	12,543.85
G#	51.91	103.83	207.65	415.30	830.61	1,661.22	3,322.44	6,644.88	13,289.75
Α	55.00	110.00	220.00	440.00	880.00	1,760.00	3,520.00	7,040.00	14,080.00
A#	58.27	116.54	233.08	466.16	932.33	1,864.66	3,729.31	7,458.62	14,917.24
В	61.74	123.47	246.94	493.88	987.77	1,975.53	3,951.07	7,902.13	15,804.27

## Siren


A4 A4 A4 A5 A5 A5 A4 A4 A4 A5 A5 A5

## Piano



Button	Frequency
6	440 A4
5	494 B4
4	523 C5
3	587 D5
2	659 E5
1	698 F5






## Finite State Machines

Mealy Machine	Moore Machine
Output depends both upon the present state and the present input	Output depends only upon the present state.
Generally, it has fewer states than Moore Machine.	Generally, it has more states than Mealy Machine.
The value of the output function is a function of the transitions and the changes, when the input logic on the present state is done.	The value of the output function is a function of the current state and the changes at the clock edges, whenever state changes occur.
Mealy machines react faster to inputs. They generally react in the same clock cycle.	In Moore machines, more logic is required to decode the outputs resulting in more circuit delays. They generally react one clock cycle later.

Taken from www.tutorialspoint.com

## Look for Falling Edge of Start Bit



## Serial protocol


## Serial Transmit

```
data = 8'd65
cfg divider = 25000000/115200
send pattern <= {1'b1, data, 1'b0};
send_bitcnt <= 10;</pre>
send_divcnt <= 0;</pre>
send_pattern <= {1'b1, send_pattern[9:1]};</pre>
send_bitcnt <= send_bitcnt - 1;</pre>
send_divcnt <= 0;</pre>
```


#### Serial connection

screen /dev/ttyUSB0 115200


Putty or anything similar



# Echo



PC




#### 


#### SPI data transfer




# **SPI Video**



## VGA Video



### **HDMI**



#### Video block


```
spi_video video(
    .clk(clk),
    .oled_csn(oled_csn),
    .oled_clk(oled_clk),
    .oled_mosi(oled_mosi),
    .oled_dc(oled_dc),
    .oled_resn(oled_resn),
    .x(x),
    .y(y),
    .color(color)
);
```

```
hdmi_video hdmi_video
(
.clk_25mhz(clk_25mhz),
.x(x),
.y(y),
.color(color),
.gpdi_dp(gpdi_dp),
.gpdi_dn(gpdi_dn)
);
```

## One color screen




## Checkers



assign color =  $x[3] ^ y[3] ? 8'hff : 8'h00;$ 

assign color =  $x[4] ^ y[4] ? 24'hffffff : 24'h000000;$ 


#### Tricolore



assign color = (x<32) ? 8'h02 : (x<64) ? 8'hff : 8'he0;

assign color = (x<213) ? 24'hff0000 : (x<426) ? 24'hffffff : 24'h0000ff;

# Text



# `abcdefghijklmnopqrstuvwxyz{¦}~^ ÇüéâäàåçêëèïîìÄÅÉæffôöòûùÿÖÜ¢£¥Rf

### Text buffer


```
reg [7:0] mem [0:47];
integer k;
initial
begin
 for (k = 0; k < 48; k = k + 1)
  mem[k] \le 32;
 mem[0] <= 8'd65;
 mem[1] <= 8'd66;
 mem[2] <= 8'd67;
end
```




**Terminal** 



## **Elements**



Net





1

8 bit CPU

2

4 general purpose registers

3

12 bit address bus and PC (program counter)

4

Code and data segment registers (CS,DS) (4 bit) 5

Stack pointer (SP) (12 bit)

6

8-bit ALU with Ccarry, Z-zero and S-sign flags

# Instruction set (1/2)

	IR		2nd	Instruction	Info
0000	dst	src		MOV dst, src	
0001	00	reg		ADD reg	r0 = r0 + reg
0001	01	reg		SUB reg	r0 = r0 - reg
0001	10	reg		ADC reg	r0 = r0 + reg + C
0001	11	reg		SBC reg	r0 = r0 - reg - C
0010	00	reg		AND reg	r0 = r0 and reg
0010	01	reg		OR reg	r0 = r0 or reg
0010	10	reg		NOT reg	r0 = not reg
0010	11	reg		XOR reg	r0 = r0 xor reg
0011	00	reg		INC reg	reg = reg + 1
0011	01	reg		DEC reg	reg = reg - 1
0011	10	reg		CMP reg	flags of r0 - reg
0011	11	reg		TST reg	flags of r0 and reg
0100	00	00		SHL	
0100	00	01		SHR	
0100	00	10		SAL	

0100	00	11	SAR	
0100	01	00	ROL	
0100	01	01	ROR	
0100	01	10	RCL rotate wi	th carry
0100	01	11	RCR rotate wi	th carry
0100	10	reg	PUSH reg	
0100	11	reg	POP reg	
0101	dst	src	LOAD dst, [src]	
0110	dst	src	STORE [dst], src	
0111	00	reg	MOV CS, reg	
0111	01	reg	MOV DS, reg	
0111	10	00	PUSH CS	
0111	10	01	PUSH DS	
0111	10	10	???	
0111	10	11	???	
0111	11	00	???	
0111	11	01	???	
0111	11	10	RET	
0111	11	11	HLT	


# Instruction set (2/2)

1000	00	00	val	JMP val	(unconditionally jump)
1000	00	01	val	JC val	(carry=1 jump)
1000	00	10	val	JNC val	(carry=0 jump)
1000	00	11	val	JM val	(sign=1 jump)
1000	01	00	val	JP val	(sign=0 jump)
1000	01	01	val	JZ val	(zero=1 jump)
1000	01	10	val	JNZ val	(zero=0 jump)
1000	01	11	val	???	
1000	10	00	val	JR val	(unconditionally jump)
1000	10	01	val	JRC val	(carry=1 jump)
1000	10	10	val	JRNC val	(carry=0 jump)
1000	10	11	val	JRM val	(sign=1 jump)
1000	11	00	val	JRP val	(sign=0 jump)
1000	11	01	val	JRZ val	(zero=1 jump)
1000	11	10	val	JRNZ val	(zero=0 jump)
1000	11	11	val	???	

1001	high		low	JUMP addr	
1010	high		low	CALL addr	
1011	high		low	MOV SP,addr	
1100	XX	reg	val	IN reg,[val]	
1101	XX	reg	val	OUT [val],reg	
1110	XX	00	val	MOV CS,val	
1110	XX	01	val	MOV DS,val	
1110	XX	10	val	???	
1110	XX	11	val	???	
1111	00	reg	val	MOV reg, val	
1111	01	reg	val	LOAD reg, [val]	
1111	10	reg	val	STORE [val], reg	
1111	11	XX		???	

#### **ALU**

```
ALU_OP_ADD :
                                         ALU OP SHL:
                                             tmp = \{ A[7], A[6:0], 1'b0\};
    tmp = A + B;
ALU OP SUB :
                                         ALU OP SHR:
    tmp = A - B;
                                             tmp = \{ A[0], 1'b0, A[7:1] \};
                                         ALU_OP_SAL :
ALU OP ADC:
    tmp = A + B + \{ 7'b0000000, CF \}; // Same as SHL
ALU OP SBC:
                                             tmp = \{ A[7], A[6:0], 1'b0 \};
    tmp = A - B - \{ 7'b0000000, CF \}; ALU OP SAR :
                                             tmp = \{ A[0], A[7], A[7:1] \};
ALU OP AND :
    tmp = \{1'b0, A \& B \};
                                         ALU OP ROL:
ALU OP OR :
                                             tmp = \{ A[7], A[6:0], A[7] \};
    tmp = {1'b0, A B };
                                         ALU OP ROR:
ALU OP NOT:
                                             tmp = \{ A[0], A[0], A[7:1] \};
    tmp = \{1'b0, \sim B\};
                                         ALU OP RCL:
ALU OP XOR:
                                             tmp = \{ A[7], A[6:0], CF \};
    tmp = \{1'b0, A \land B\};
                                         ALU_OP_RCR :
                                             tmp = \{ A[0], CF, A[7:1] \};
```



# Software running on our CPU

```
store[0] <= 8'b11100001; // MOV DS,2
store[1] <= 8'b00000010; //
store[2] <= 8'b01010100; // LOAD R1,[R0]
store[3] <= 8'b00110001; // INC R1
store[4] <= 8'b00110001; // INC R1
store[5] <= 8'b01100001; // STORE [R0],R1
store[6] <= 8'b11010001; // OUT [0],R1
store[7] <= 8'b00000000; //
store[8] <= 8'b00110001; // INC R1
store[9] <= 8'b10100001; // CALL 0x100
store[10] <= 8'b00000000; //
store[11] <= 8'b01111111; // HLT
store[256] <= 8'b11010001; // OUT [0],R1
store[257] <= 8'b00000000; //
store[258] <= 8'b01111110; // RET
```



## Altair

- M Memory examine and change
- D Dump memory
- J Jump to user program

• J000000






#### Risc-V ISA



- RV32I Base Integer Instruction Set, 32-bit
- RV64I Base Integer Instruction Set, 64-bit
- M Standard Extension for Integer Multiplication and Division
- C Standard Extension for Compressed Instructions
- A Standard Extension for Atomic Instructions
- F Standard Extension for Single-Precision Floating-Point
- D Standard Extension for Double-Precision Floating-Point
- Q Standard Extension for Quad-Precision Floating-Point

## AttoSoC



# Building

- make (to create firmware.hex)
- apio build
- apio upload

#### After change of files:

- make clean
- apio clean