Skip to content

Preliminary RISCV support#804

Merged
bors[bot] merged 1 commit into
embassy-rs:masterfrom
MabezDev:feature/riscv
Jun 19, 2022
Merged

Preliminary RISCV support#804
bors[bot] merged 1 commit into
embassy-rs:masterfrom
MabezDev:feature/riscv

Conversation

@MabezDev
Copy link
Copy Markdown
Contributor

@MabezDev MabezDev commented Jun 10, 2022

  • Moves the default Interrupt implementation into a cortex_m specific module
  • Adds a RISCV32 executor based on osobiehl's work in esp32c3 mess work

(FYI esp implementation of embassy traits etc, is being developed here)

bonus ascii cinema

Comment thread embassy/src/executor/arch/riscv32.rs Outdated
@MabezDev MabezDev force-pushed the feature/riscv branch 3 times, most recently from 69d7bc4 to 540ffc6 Compare June 19, 2022 21:21
@Dirbaio
Copy link
Copy Markdown
Member

Dirbaio commented Jun 19, 2022

@MabezDev LGTM, could you squash?

- Add basic riscv32 executor
- Add 16MHZ timer support
Copy link
Copy Markdown
Member

@Dirbaio Dirbaio left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

🚀!!! Thank you! :)

bors r+

@bors
Copy link
Copy Markdown
Contributor

bors Bot commented Jun 19, 2022

Build succeeded:

@bors bors Bot merged commit e4fbfaf into embassy-rs:master Jun 19, 2022
Comment thread embassy/src/executor/arch/riscv32.rs
bors Bot added a commit that referenced this pull request Jun 22, 2022
805: Preliminary Xtensa support r=Dirbaio a=MabezDev

Based on the work in #804.

I hope non-upstream target support is acceptable :).

Co-authored-by: Scott Mabin <scott@mabez.dev>
kaspar030 pushed a commit to kaspar030/embassy that referenced this pull request Aug 18, 2025
…r-map

rpl: use LinearMap for the ParentSet
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants