{"payload":{"header_redesign_enabled":false,"results":[{"id":"371085563","archived":false,"color":"#b2b7f8","followers":28,"has_funding_file":false,"hl_name":"embedded-explorer/Open-Source-RTL-Design","hl_trunc_description":"This repository documents the learning from VSD \"RTL Design Using Verilog With SKY130 Technology\" workshop","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":371085563,"name":"Open-Source-RTL-Design","owner_id":64627507,"owner_login":"embedded-explorer","updated_at":"2021-06-06T06:32:14.112Z","has_issues":true}},"sponsorable":false,"topics":["vsd","yosys","gate-level-simulation","open-source-rtl"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":49,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aembedded-explorer%252FOpen-Source-RTL-Design%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/embedded-explorer/Open-Source-RTL-Design/star":{"post":"Pw0zRAR0ZMXoiRPOOc95y_1ETzgrU1bJJl_rsR5k2Ij9Y__8lDy8oC3xi2bgK6qYQweqh8gcGaIA7b9Ih6EXmw"},"/embedded-explorer/Open-Source-RTL-Design/unstar":{"post":"Nv96iM5AERxf8wPP-Pp8EH2tgeFEZ8pUSGkfdBv_XPJyHlWyrhSL4npL_dc__XGbu56ZaY4Cyx2GiNqDryloDw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"BwxGFioY3OVqLSXVcf6LW-qLn8JFlqq2hzSWo2k74rah00RbQ_AjJSQ8dWMM6-JjERaKnNL_owB8K52V22jRmA"}}},"title":"Repository search results"}