

Bachelor in Electronic Engineering

Hardware Engineering:

Hardware Engineering Lab

Exercise 2

14.04.2022

Prof. Dr.-Ing. Ali Hayek

University of Applied Sciences Hamm-Lippstadt (HSHL)


Tel.: + 49 (2381) 8789 - 924

Room: L4.2-E02-370

E-mail: ali.hayek@hshl.de




Design a VHDL model to implement the behavior of a 1 bit half adder (HA). Verify your model using a suitable testbench.






▶ Design a VHDL model to implement the structure of a 1 bit full adder (FA) using the model of the designed half adder as a component. Verify your model using a suitable testbench.





- Design a VHDL model to implement the structure of a 4 bit Ripple Cary Adder using the model of the designed full adder as a component. Verify your model using a suitable testbench.
- How you can enhance your model to implement different bit width Adder?



ali.hayek@hshl.de Digital Technology < 4 >



▶ Design a VHDL model to implement the structure of a 4 bit Adder/Subtractor using the model of the designed 4 bit Ripple Carry Adder as a component. Verify your model using a suitable testbench.



▶ Design a PCB Schematic of a 1 bit full adder circuit using Autodesk Eagle.



Thank you for your attention.

Prof. Dr.-Ing. Ali Hayek

University of Applied Sciences Hamm-Lippstadt (HSHL)

Tel.: + 49 (2381) 8789 - 924

Room: **L4.2-E02-370**

E-mail: ali.hayek@hshl.de