
Exercise 2

Code:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity FSM 1 is
  port(X1, X2, CLK: in std logic;
      Y: out std logic vector(1 downto 0);
            out std logic);
end FSM 1;
architecture Behavioral of FSM 1 is
type state type is (A, B, C);
signal PS, NS: state type;
begin
sync process: process(CLK)
  begin
   --update the state at clock rising
   if(CLK' event and CLK = '1') then
     PS \le NS;
   end if;
end process;
comb process: process(PS, X1, X2)
   begin
   case PS is
      when A =>
          if(X1 = '1') then
             Z <= '0';
             NS <= C;
          elsif(X1 = '0') then
           Z <= '0';
           NS \ll A;
          end if;
      when B \Rightarrow
          if(X2 = '1') then
            Z <= '0';
             NS <= B;
          elsif(X2 = '0') then
              Z <= '1';
             NS \ll A;
          end if;
      when C =>
```

```
if(X2 = '0') then
          Z <= '1';
          NS <= A;
      elsif(X2 = '1') then
        Z <= '0';
         NS <= B;
       end if;
   when others =>
     NS <= A;
     Z <= '0';
end case;
end process;
--update state output
with PS select
   Y \ll 10" when A,
       "11" when B,
       "01" when C,
       "00" when others;
```

end Behavioral;




Exercise 4

Code:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Ch11 4 SFM is
   --Z1 belongs to state (Moore output)
  port(X1, X2, INIT, CLK: in std logic;
       Z1, Z2:
                            out std logic);
end Ch11 4 SFM;
architecture Behavioral of Ch11 4 SFM is
   type state type is (a, b, c);
   signal PS, NS: state type;
begin
   sync process: process(CLK)
  begin
      if (clk' event and clk = '1') then
        if(INIT = '1') then
         PS <= a;
       else PS <= NS;
       end if;
      end if;
   end process;
   comb process: process(X1, X2)
  begin
      case PS is
         when a =>
            if (X1 = '0') then
               Z2 <= '0';
               NS <= c;
            elsif (X1 = '1') then
               Z2 <= '1';
               NS <= b;
            end if;
         when b =>
            if (X2 = '0') then
               Z2 <= '1';
               NS <= c;
            elsif (X2 = '1') then
               Z2 <= '0';
               NS <= a;
            end if;
         when c \Rightarrow
```

```
if (X1 = '0') then
           Z2 <= '1';
           NS <= a;
         elsif (X1 = '1') then
            Z2 <= '1';
           NS <= b;
         end if;
      when others =>
         --default values
         Z2 <= '0'; NS <= a;
   end case;
end process;
--update state output
with PS select
   Z1 \le '0' when a,
        '1' when b,
       '1' when c,
        '0' when others;
```


end Behavioral;



Exercise 6 Code:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Ch11 6 SFM is
  port (X, CLK: in std logic;
        Z1, Z2: out std logic;
       Y : out std logic vector(1 downto 0));
end Ch11 6 SFM;
architecture Behavioral of Ch11 6 SFM is
   type state type is (S0, S1, S2, S3);
   signal PS, NS: state type;
begin
--update state on clock rising
sync proc: process(CLK)
  begin
   if (CLK' event and CLK = '1') then
     PS \le NS;
   end if;
   end process;
comb proc: process(X)
  begin
   case PS is
      when S0 =>
         if (X = '0') then Z2 <= '0'; NS <= S2; Z1 <= '1';
         elsif(X = '1') then Z2 \le '0'; NS <= S0; Z1 \le '1';
         end if;
      when S1 =>
         if (X = '0') then Z2 <= '0'; NS <= S3; <math>Z1 <= '0';
         elsif(X = '1') then Z2 \le '0'; NS <= S2; Z1 \le '0';
         end if;
      when S2 =>
         if (X = '0') then Z2 <= '0'; NS <= S1; <math>Z1 <= '1';
         elsif(X = '1') then Z2 \le '0'; NS <= S0; Z1 \le '1';
         end if;
      when S3 =>
         if (X = '0') then Z2 <= '1'; NS <= S0; Z1 <= '0';
         elsif(X = '1') then Z2 \le '0'; NS <= S1; Z1 \le '0';
         end if;
```

end Behavioral;



Exercise 13 Code:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Ch11 13 SFM is
   port(X1, X2, CLK: in std logic;
       CS, RD : out std logic;
       Y: out std logic vector(2 downto 0));
end Ch11 13 SFM;
architecture Behavioral of Ch11 13 SFM is
   type state type is (a, b, c);
   signal PS, NS: state type;
begin
--update state on clock rising
sync proc: process(CLK)
  begin
   if(rising edge(CLK)) then
     PS \le NS;
   end if;
   end process;
comb proc: process(PS, X1, X2)
  begin
   case PS is
   when a =>
      if (X1 = '0') then
         CS <= '0'; RD <= '1';
         NS <= b;
      elsif(X1 = '1') then
         CS <= '1'; RD <= '0';
         NS <= c;
      end if;
   when b =>
      CS <= '1'; RD <= '1';
      NS <= c;
   when c \Rightarrow
      if(X2 = '0') then
         CS <= '0'; RD <= '0';
         NS <= a;
      elsif(X2 = '1') then
         CS <= '0'; RD <= '1';
         NS <= c;
      end if;
   when others =>
      CS <= '0'; RD <= '1'; NS <= a;
   end case;
```

```
end process;
with PS select
Y <= "001" when a,
     "010" when b,
     "100" when c,
     "000" when others;
end Behavioral;</pre>
```

