# **Embedded Systems 1**

# Lab Report 1

Gavin McKim 2/28/2019

# Purpose:

The purpose of this lab is to get used to utilizing and implementing vhdl code. The lab introduces the basics of writing source code and testing it with testbench code. It does this while also introducing the basic building blocks of many digital circuits. Specifically, the lab introduces the counter and walks us through the many uses of it. It walks us through the many creative ways to use a counter to solve problems.

# 1. My Clock is Just Right

# Theory

In this first part, the circuit should be able to take an input signal with a frequency of 125MHz, and step it down into a signal with a frequency of 2Hz. It does this using a counter. The counter increments up on every rising edge of the 125MHz clock. When the counter reaches 62.5M, the circuit outputs a pulse and resets the counter. 62.5M is used since it is the ratio between 125 MHz and 2 Hz. This design should output a pulse at a frequency of 2 Hz. In other words, it should output a pulse every 0.5 seconds.

# Design

Code:

#### divider top.vhd \*

/home/user/Desktop/project\_1/project\_1.srcs/sources\_1/imports/sources\_1/imports/project\_1.srcs/sources\_1/new/divider\_top.vhd


```
1
     library ieee;
 2
     use ieee.std_logic_1164.all;
3 1
     use ieee.numeric_std.all;
 4
5
 6 :
     entity clock_div is
     port (
      clk_in : in std_logic;
div : out std_logic
8
9
10
11 ;
     end clock_div;
12
13 □ architecture cnt of clock_div is
14
15
       signal count : std_logic_vector (25 downto 0) := (others => '0');
     begin
16 process(clk_in) begin
17 Ó
       if rising_edge(clk_in) then
18
         count <= std logic vector( unsigned(count) + 1);</pre>
19
20 ⊡
         if (count="11101110011010110010100000") then
21
           div <= '1';
22
           count <= (others => '0');
23
24
         else
25
           div <= '0';
26 🖨
         end if;
27
28 🖨
      end if;
29 end process;
30
31 end cnt;
32
library ieee;
use ieee.std_logic_1164.a
use ieee.numeric_std.all;
     use ieee.std_logic_1164.all;
36
41
42 ⊜ architecture Behavioral of divider_top is
43
44 🖨 component clock_div is
45
     port (
46
       clk_in : in std_logic;
47
48
       div : out std_logic
49 △ end component;
50
51
     signal D, CE : std_logic := '0';
52
53
     begin
54
55 □ di: clock div
56 port map ( clk_in => clk,
57 🖨
                div => CE);
58
59 ⇔ reg: process(clk)
60 ; begin
61 ⊖ i
        if (rising_edge(clk)) then
   if(CE = 'l') then
   D <= not D;</pre>
62 ⊖
63 1
             end if;
64 🖨
         end if;
65 🖨
66
          end process;
67
68
67
         Q <= D;
69 ← end Behavioral;
70 :
```

### Test

#### **Test Bench**

/home/user/Desktop/project\_1/project\_1.srcs/sim\_1/imports/sim\_1/imports/new/testbench.vhd


```
Q 🕍 ← → 🔏 🖺 🗈 🗙 // 🔳 ♀
1 2
          library IEEE;
          use IEEE.std_logic_1164.all;
          entity counter_tb is end counter_tb;
 40
50
 6 !
7 🖯
          architecture tb of counter_tb is
8
90
            component counter
10 ;
            port (
11
             clk : in std logic;
            newf : out std_logic
12 :
13
             --cnto : out std_logic_vector (25 downto 0)
14
15 🖨
            end component;
16
17
            signal tb_clk : std_logic := '0';
            signal tb_cnt : std_logic := '0';
--signal test : std_logic_vector (25 downto 0) := (others => '0');
18
19
20
21
          begin
22
23
            dut: counter port map (clk => tb clk, newf => tb cnt);
24
25 🖨
            process begin
     0000
                tb_clk <= '0';
26
                wait for 4 ns;
27
28
29
                tb_clk <= '1';
                wait for 4 ns;
                                                                                          Simulation
30 🖨
            end process;
31
32 🖨
          end tb;
```




As you can see, the circuit outputs a pulse every 500 ms or 0.5 seconds.

# Implementation

### **RTL Schematic**




## **Synthesis Schematic**



## **Post-Synthesis Utilization Table**

tilization		Post-Synthesis   Post-Implementation	
			Graph   <b>Table</b>
Resource	Estimation	Available	Utilization %
LUT	10	17600	0.06
FF	28	35200	0.08
10	2	100	2.00
BUFG	1	32	3.13

## **On-Chip Power Graph**



#### **Constraint File**

```
/home/user/Desktop/project\_1/project\_1.srcs/constrs\_1/new/top\_constraint.xdc\\
```

```
Q 🕍 ← → X 📵 🛍 X // 📵 ♀
  1 : ##Clock signal
           create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports { clk }];
  6 : ##Switches
                                                                                                                         7 #set_property -dict { PACKAGE_PIN G15
8 #set_property -dict { PACKAGE_PIN P15
9 #set_property -dict { PACKAGE_PIN W13
10 | #set_property -dict { PACKAGE_PIN T16
12
13 : ##Buttons
17 #set property -dict { PACKAGE PIN Y16
                                                                                                                         IOSTANDARD LVCMOS33 } [get ports { button[3] }]; #IO L7P T1 34 Sch=BTN3
19
20 : ##LEDs
21 set_property -dict { PACKAGE_PIN M14 IOSTANDARD LVCMOS33 } [get_ports { Q }]; #IO_L23P_T3_35 Sch=LED0
22 #set_property -dict { PACKAGE PIN M15 | IOSTANDARD LVCMOS33 } [get_ports { led[1] }]; #IO_L23N_T3_35 Sch=LED1 | IOSTANDARD LVCMOS33 } [get_ports { led[2] }]; #IO_0_35=Sch=LED2 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3 | IOSTANDARD LVCMOS33 } [get_ports { led[3] }] | IOSTANDARD LVCMO
```

# 2. Bouncy Buttons

# Theory

The second part of the lab presents another usage for the flexible counter. Buttons are mechanical devices that use a spring to pop back up after they are pushed. However, they do not perfectly rise back up. After being pushed, the spring jumps back up and oscillates before returning to its steady state. This presents a problem in digital circuit design. In digital circuits,

this oscillation creates unwanted inputs as the springs bounces across the border of a logic high and a logic low. To fix this problem, the lab presents a debouncer circuit using a counter. This circuit works by incrementing a counter while the button input remains a logic '1'. If an input comes in a logic '0', the counter is reset. When the counter reaches a certain value, it stop incrementing and outputs a '1'.

# Design

#### Code:


```
/home/user/Desktop/project 1/project 1.srcs/sources 1/imports/sources 1/imports/project 1.srcs/sources 1/new/debouncer.vhd
Q 🗎 🧆 🥕 🐰 🗉 🗈 🗙 // 📧 🔉
     library ieee;
     use ieee.std logic 1164.all;
 4 ; use ieee.numeric_std.all;
 7 ⊜ entity debouncer is
     Port ( clk, btn : in std_logic;
8 --
             debounce: out std_logic);
10 end debouncer;
11
12 □ architecture Behavioral of debouncer is
13 :
14
     signal count : std_logic_vector (21 downto 0) := (others => '0');
     signal samp : std_logic_vector (1 downto 0) := (others => '0');
16
17
     begin
18 	☐ process(clk) begin
      if rising_edge(clk) then
19 □
20 :
21
22
         samp(1) \le samp(0);
         samp(0) <= btn;
23
24 🖯
       if(samp(1) = '1') then
             if(count /= "1001100010010110100000") then
25 Ď
26 ;
                count <= std_logic_vector( unsigned(count) + 1);</pre>
27 🖨
28
29 🖨
             if(count = "1001100010010110100000") then
30
                 debounce <= 'l';
31 🖨
             end if;
32 ;
        else
33 ;
             count <= (others => '0');
34 :
             debounce <= '0';
35 🖨
         end if;
36
37 end if;
38
39 end process;
40 !
41 @ end Behavioral;
```

### Test

**Test Bench** 

```
1
2
     library IEEE;
3
     use IEEE.STD LOGIC 1164.ALL;
     use IEEE. NUMERIC STD. ALL;
 5
 6 :
8
9 end debounce_tb;
10
11 - architecture tb of debounce tb is
12 ;
13 □ component debouncer is
14
     Port ( clk, btn : in std_logic;
15
            debounce: out std_logic);
16 end component;
17
      signal tb clk : std logic := '0';
18
      signal tb_btn : std_logic := '0';
19
20
      signal tb_deb : std_logic := '0';
21
22 :
    begin
23
24
      deb: debouncer port map (clk => tb_clk, btn => tb_btn, debounce => tb_deb);
25
26 ⊝
      process begin
          tb_clk <= '0';
27
28
          wait for 4 ns;
          tb_clk <= '1';
29
30
          wait for 4 ns;
31 🖨
      end process;
32 ;
33 ⊖
      process begin
34 ;
          tb_btn <= '1';
35
          wait for 25 ms;
36
          tb_btn <= '0';
37
          wait for 10 ms;
38 🖨
      end process;
39 ;
40 @ end tb;
41 :
```

#### Simulation



As seen in the test bench, when the button is pushed for 25ms, it is off for the first 20 ms while the counter is incrementing. When the counter reaches the desired value, the debouncer outputs a '1' for the remaining 5ms that the button is held.

# 3. Actually Using a Counter to Count

# Theory

This part of the lab is pretty self-explanatory. We use our basic counter to design a complete 4-bit counter. The 4-bit counter has two inputs to enable functionality in the device. It also has a reset input that sets the output count to 0. The 4-bit counter can count up or down depending on the signal going into the dir input. The dir input is only updated when the updn input is '1'. You can load the value being sent into the val input into the device by sending a logic '1' to the ld input. The counter will count up to this value and then reset to 0. Or, if it is decrementing, it will count down to 0 before going back to the value.

# Design

Code

```
Q 🕍 🐟 🔏 🖺 🗈 🗶 // 🖩 🔉
                library IEEE;
   2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
   6  entity fancy_counter is
                 Port ( en, clk, clk en : in std_logic;
dir, ld, rst, updn : in std_logic;
val : in std_logic_vector (3 downto 0);
cnt : out std_logic_vector (3 downto 0) := (others => '0'));
   8
 10
 11 end fancy_counter;
13 \oplus architecture fc of fancy_counter is 14 \div
signal count: std_logic_vector (3 downto 0) := "0000";
signal value: std_logic_vector (3 downto 0) := "1111";
signal direct: std_logic := '1';
18
 19 begin
 20
 21 🖯 process(clk) begin
 22
23  if rising_edge(clk) then 24  if(en = '1') then
 25
26 🖯
                                        if(rst = 'l') then
                                     count <= (others => '0');
end if;
 27 :
 28 🖨
 29
 30 🖨
                                      if(clk_en = 'l') then
 31
 32 🖨
                                                if(rst = '1') then
 33 ;
                                                              count <= (others => '0');
34 🖨
                                                  end if;
36 ©
37
                                                 if(ld = 'l') then
                                                 value <= val;
end if;
 38 🖨
 39 ;
                                                if(updn = 'l') then
    direct <= dir;
end if;</pre>
 40 ⊜
41 ÷
42 🖨
 43
 44 🖨
                                                if(direct = 'l') then
 45 🖨
                                                             if(count = value) then
                                                              count <= (others => '0');
else
46 :
47 :
48 :
                                                                          count <= std_logic_vector( unsigned(count) + 1);</pre>
                                                              end if;
 49 🖨
50
 51
                                                  else
 52 🖨
                                                              if(count = "0000") then
 53
                                                                         count <= value;
 54 :
                                                               else
 55 :
                                                              \label{eq:count} \mbox{count} \ \mbox{<=} \ \mbox{std\_logic\_vector( unsigned(count) - 1);} \\ \mbox{end if;} \\ \mbox{} \mbox{
 56 🖨
57 中
                                                end if;
58
   57 🖨
                                                                                 end if:
   58
   59
    60 🖨
                                                               end if;
    61 🖨
                                             end if:
   62 	end if;
   63 ;
   64 : cnt <= count;
    65 ← end process;
    66 ← end fc;
   67
```

# 4. Bringing It All Together

# Theory

This part of the lab brings together all the parts designed in the previous sections of the lab. The final put together circuit is designed to be able to be implemented on a Zybo Board. The buttons on the board are fed into our debouncers to provide an accurate input signal. The output of these buttons are fed into the 4-bit counter. Switches on the board are used to control the val input on the 4-bit counter board and the clock divider is used to send a 2 Hz signal to one of the enabler inputs. Finally, the count output of the 4-bit counter is displayed using leds.

# Design


Code

```
164
165
      library IEEE;
166 use IEEE. STD LOGIC 1164. ALL;
167
     use IEEE. NUMERIC STD. ALL;
168
169 	☐ entity top_design is
        Port ( button, swt : in std_logic_vector(3 downto 0);
170
171
               clk : in std logic;
172
               led : out std logic vector(3 downto 0));
173 	☐ end top_design;
174
175 □ architecture td of top design is
177 component clock_div is
178 port (
179
      clk in : in std logic;
180
        div : out std logic
181 : ):
182 		end component;
183
184 ⊖ component debouncer is
185
     Port ( clkd, btn : in std logic;
186
              debounce: out std logic);
187 	end component;
189 	☐ component fancy_counter is
190 :
     Port ( en, clkf, clk_en : in std_logic;
191
              dir, ld, rst, updn : in std_logic;
192
              val : in std logic vector (3 downto 0);
193
              cnt : out std logic vector (3 downto 0));
194 end component;
195
      signal dbnc : std logic vector (3 downto 0);
196 ;
197 :
     signal temp div : std logic;
198
199
      begin
200
201
202 - ul: debouncer
203 | port map ( btn => button(0),
                 clkd => clk,
204
                 debounce => dbnc(0));
205
206
207 D u2: debouncer
208 port map (btn => button(1),
209
                 clkd => clk,
                 debounce => dbnc(1));
210 (-)
211 1
212 @ u3: debouncer
213
     port map ( btn => button(2),
214
                 clkd => clk,
215 🖨
                 debounce => dbnc(2));
216 :
217 □ u4: debouncer
218 | port map ( btn => button(3),
                 clkd => clk,
219
220 🖨
                 debounce => dbnc(3));
221 0 u5: clock div
222 port map ( clk_in => clk,
223 (-)
                 div => temp div);
224
```


```
224
225 🗘 u6: fancy_counter
226 port map ( clkf => clk,
227
                 clk en => temp div,
228
                 rst => dbnc(0),
229
                 en => dbnc(1),
230
                 updn => dbnc(2),
                 ld => dbnc(3),
231
                 dir => swt(0),
232
233
                 val => swt,
234 🖨
                 cnt => led);
235 ;
236 ← end td;
237 1
```

# Implementation

#### **RTL Design**




### **Synthesis Schematic**



# **Post-Synthesis Utilization Table**

ilization		Post-Syr	Post-Synthesis   Post-Implementation	
			Graph   Table	
Resource	Estimation	Available	Utilization %	
LUT	62	17600	0.35	
FF	136	35200	0.39	
10	13	100	13.00	
BUFG	1	32	3.13	

## **On-Chip Power**



#### **Constraint File**

/home/user/Desktop/project\_1/project\_1.srcs/constrs\_1/new/top\_constraint.xdc

### Discussion

### Questions

- 1.1. How much do we need to divide our input by to get from 125 MHz to 2 Hz?  $125/x = 2 \rightarrow x = 62.5 MHz$
- 1.2 How many bits are required to store a counter that can count up to the value obtained in Q1.1?

When converting 62.5MHz you get a binary number that takes 26 bits.

- Question 2.1: What is the value of the button when it is pressed for the Zybo? When a button is pressed the Zybo inputs a logic '1'
- Question 2.3: If we want our debounce time to be 20 ms, and our system clock is 125 MHz, how many ticks do we need a steady '1' to be read for it to count as a '1'?
  - 125 MHz is in ticks/second. So in order to get the number of ticks we multiply 125 MHz with 20 ms. This gives us 2500000 ticks.
- Question 2.4: How many bits are required for a counter that can go that high? The counter needs 22 bits.

### **Observations**

Although a little confusing at times, the lab did a pretty good job of introducing me to designing digital circuits. Through trial and error I have learned about many mistakes that one could make when coding in VHDL and how to avoid them. I've also gotten more comfortable with using port mapping in VHDL. Before this lab I thought I had to copy my entire component code into the overall design file. Near the end I realized that you can map to other source files without having to migrate the whole code. Additionally, the lab helped me get accustomed with counters and how to use them. I now have a glimpse into how counters can be used and will keep them in mind when designing new digital circuits.

# Questions

After finishing the lab, I feel that I have a pretty good understanding of how VHDL works and is implemented. One thing I still do not completely understand is errors in code. Often times, I have a hard time understanding where the error is coming from and when the issue is. For example, when simulating my fancy\_counter, my count signal was displaying a value of X. This means that it was getting conflicting values sent to it. I managed to fix it but I am unsure what I did. I believe it has something to do with my multiple processes inside my test bench but I am unsure of the exact issue. Following up on that, I am a little unsure about how test benches and multiple simultaneous processes work.