

## February 28, 2019

One of the most basic and core building blocks of digital circuits is the counter. In order to create a working counter, we need to deal with the high frequency input clock that a FPGA has. We need to slow it down in order to drive the counter that we desire. Additionally, manual input from a user will be able to set the circuit. When creating this counter, behavioral modeling will be implemented to achieve our desired results.

In order to implement a clock divider, we need a counter that counts up to our specified division ratio on the rising edge of the clock. Once the counter has reached that value, we reset it to 0 and send an output signal of 1. With this, we can use this output signal as a slower clock to any input we desire.

## Design:

### Clock Divider Code

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.numeric_std.all;
4
5 entity clock_div is
6     Port (clk: in std_logic;
7           div: out std_logic);
8 end clock_div;
9
10 architecture Behavioral of clock_div is
11
12     signal counter : std_logic_vector(26 downto 0) := (others => '0');
13 begin
14     process(clk)
15     begin
16         if rising_edge(clk) then
17             if (unsigned(counter) < 62500000) then
18                 counter <= std_logic_vector(unsigned(counter) + 1) ;
19             else
20                 counter <= (others => '0');
21             end if;
22
23             if (unsigned(counter) = 32250000) then
24                 div <= '1';
25             else
26                 div <= '0';
27             end if;
28         end if;
29     end process;
30 end Behavioral;
```

### Divider Top Code

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 entity reg is
4     port(clk, chip_enable, input: in std_logic;
5          q: out std_logic);
6 end reg;
7
8 architecture my_reg of reg is
9 begin
10     process(clk)
11     begin
12         if(rising_edge(clk)) then
13             if(chip_enable = '1') then
14                 q <= input;
15             else
```

```

16             q <= '0';
17         end if;
18     end if;
19 end process;
20 end my_reg;
21
22 library IEEE;
23 use IEEE.STD_LOGIC_1164.ALL;
24 entity divider_top is
25 port (Clock: in std_logic;
26       led_out: inout std_logic);
27 end divider_top;
28
29 architecture led_reg of divider_top is
30 -----intermediate signals-----
31 signal new_clk: std_logic;
32 signal led0_i: std_logic;
33 -----clock_div Component-----
34 component clock_div
35 Port (clk: in std_logic;
36       div: out std_logic);
37 end component;
38
39 component reg
40 port (clk, chip_enable, input: in std_logic;
41       q: out std_logic);
42 end component;
43
44 begin
45 led0_i <= not led_out;
46 clock_divider: clock_div
47     port map (clk => Clock,
48              div => new_clk);
49
50 led0_reg: reg
51 port map (clk => clock,
52           chip_enable => new_clk,
53           input => led0_i,
54           q => led_out);
55 end led_reg;

```

## Test:

```


1 library ieee;
2     use ieee.std_logic_1164.all;
3     use ieee.numeric_std.all;
4
5 entity clock_div_tb is
6 end clock_div_tb;
7
8 architecture testbench of clock_div_tb is
9

```

```


10  signal tb_clk : std_logic := '0';
11  signal tb_led0 : std_logic;
12
13  component clock_div is
14      port(
15
16          clk  : in std_logic;          -- 125 Mhz clock
17
18          div : out std_logic          -- led, '1' = on
19
20      );
21  end component;
22
23  begin
24
25      -- simulate a 125 Mhz clock
26      clk_gen_proc: process
27      begin
28
29          wait for 4 ns;
30          tb_clk <= '1';
31
32          wait for 4 ns;
33          tb_clk <= '0';
34
35      end process clk_gen_proc;
36
37
38      dut : clock_div
39      port map (
40
41          clk  => tb_clk,
42          div => tb_led0
43
44      );
45
46
47  end testbench;

```




## Implementation:

### Elaboration Schematic



### Synthesis Schematic




## Project Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

**Total On-Chip Power:** 0.292 W  
**Design Power Budget:** Not Specified  
**Power Budget Margin:** N/A  
**Junction Temperature:** 28.4°C  
Thermal Margin: 56.6°C (4.8 W)  
Effective  $\theta_{JA}$ : 11.5°C/W  
Power supplied to off-chip devices: 0 W  
Confidence level: Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

### On-Chip Power



Resource	Estimation	Available	Utilization %
LUT	14	17600	0.08
FF	28	35200	0.08
IO	2	100	2.00
BUFG	1	32	3.13

## XDC File

```
## This file is a general .xdc for the ZYBO Rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used signals according to the project

##Clock signal
set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { clk
}]; #IO_L11P_T1_SRCC_35 Sch=sysclk
create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports {
clk }];

##Switches
#set_property -dict { PACKAGE_PIN G15 IOSTANDARD LVCMOS33 } [get_ports {
sw[0] }]; #IO_L19N_T3_VREF_35 Sch=SW0
#set_property -dict { PACKAGE_PIN P15 IOSTANDARD LVCMOS33 } [get_ports {
sw[1] }]; #IO_L24P_T3_34 Sch=SW1
#set_property -dict { PACKAGE_PIN W13 IOSTANDARD LVCMOS33 } [get_ports {
sw[2] }]; #IO_L4N_T0_34 Sch=SW2
#set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS33 } [get_ports {
sw[3] }]; #IO_L9P_T1_DQS_34 Sch=SW3

##Buttons
#set_property -dict { PACKAGE_PIN R18 IOSTANDARD LVCMOS33 } [get_ports {
btn[0] }]; #IO_L20N_T3_34 Sch=BTN0
#set_property -dict { PACKAGE_PIN P16 IOSTANDARD LVCMOS33 } [get_ports {
btn[1] }]; #IO_L24N_T3_34 Sch=BTN1
#set_property -dict { PACKAGE_PIN V16 IOSTANDARD LVCMOS33 } [get_ports {
btn[2] }]; #IO_L18P_T2_34 Sch=BTN2
#set_property -dict { PACKAGE_PIN Y16 IOSTANDARD LVCMOS33 } [get_ports {
btn[3] }]; #IO_L7P_T1_34 Sch=BTN3

##LEDs
set_property -dict { PACKAGE_PIN M14 IOSTANDARD LVCMOS33 } [get_ports {
led_out }]; #IO_L23P_T3_35 Sch=LED0
#set_property -dict { PACKAGE_PIN M15 IOSTANDARD LVCMOS33 } [get_ports {
led[1] }]; #IO_L23N_T3_35 Sch=LED1
#set_property -dict { PACKAGE_PIN G14 IOSTANDARD LVCMOS33 } [get_ports {
led[2] }]; #IO_0_35=Sch=LED2
#set_property -dict { PACKAGE_PIN D18 IOSTANDARD LVCMOS33 } [get_ports {
led[3] }]; #IO_L3N_T0_DQS_AD1N_35 Sch=LED3
```

In this XDC file, I only needed to uncomment the clock for the input and one led for the output.

## 2. Bouncy Buttons

## Theory:

Since the push buttons are mechanical, with springs inside them, the spring causes the contacts to act as a damped oscillator. This means that the signal that is received will not be constant. In order to fix this issue, we use a 2 bit shift register to make sure that we get a constant '1' signal from the button. We have a counter that counts up and bit 0 of the shift register gets what the button is outputting. Then bit 1 of the shift register gets bit 0. Once bit 1 has been '1' for a specified number of ticks, then we output a '1' from the debounce circuit.

## Schematic:

### Design:


```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 entity debounce is
4 Port (clk, btn: in std_logic;
5       dbnc: out std_logic);
6 end debounce;
7
8 architecture Behavioral of debounce is
9
10 signal counter: std_logic_vector(21 downto 0);
11 signal count_set: std_logic;
12 signal shift_register: std_logic_vector(1 downto 0);
13
14 begin
15     process(clk)
16     begin
17         count_set <= shift_register(1) xor shift_register(0);
18         if(rising_edge(clk)) then
19             shift_register(0) <= btn;
20             shift_register(1) <= shift_register(0);
21             if(count_set = '1') then
22                 counter <= (others => '0');
23             elsif(counter(21) = '0') then
24                 counter <= std_logic_vector(unsigned(counter) + 1);
25             else
26                 dbnc <= shift_register(1);
27             end if;
28         end if;
29     end process;
30 end Behavioral;
```

## Test:

```
1 Library IEEE;
2 use IEEE.std_logic_1164.all, IEEE.numeric_std.all;
3
4 ENTITY debounce_tb IS
5 END debounce_tb;
6
7 architecture testbench of debounce_tb is
```

```

8 Component debounce
9 port(clk :in std_logic;
10      btn :in std_logic;
11      dbnc :out std_logic);
12 end Component;
13
14 signal clock_tb : std_logic := '0';
15 signal btn_tb : std_logic;
16 signal dbnc_tb : std_logic;
17
18 constant clk_period : time := 10 ns;
19
20 begin
21 DUT: debounce
22     PORT MAP (clk => clock_tb,
23              btn => btn_tb,
24              dbnc => dbnc_tb);
25
26 generate_clk_process :process
27     begin
28         clock_tb <= '0';
29         wait for clk_period/2;
30         clock_tb <= '1';
31         wait for clk_period/2;
32
33
34 end process;
35
36
37 simulate_process: process
38     begin
39         wait for 100ns;
40         btn_tb<='1';
41         wait;
42     end process;
43 end;
```






### 3. Actually Using a Counter to Count

#### Theory:

The counter that we want to build here receives the clock from the board. However, it will only do something when its `clk_en` and `en` are '1', which are connected to our clock divider and a button respectively. We need to be able to load a 4 bit value when a `ld` signal is '1', which we will set from the switches. There needs to be the ability to count up or down depending on what our direction bit is set to. When the counter hits the value the set value when counting up, the counter will loop back to '0000'. When the counter hits '0000' when counting down, counter will reset to the set value and count back down.

#### Schematic Diagram:



#### Design:

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 -- Uncomment the following library declaration if using
5 -- arithmetic functions with Signed or Unsigned values
6 use IEEE.NUMERIC_STD.ALL;
7
8 -- Uncomment the following library declaration if instantiating
9 -- any Xilinx leaf cells in this code.
10 --library UNISIM;
11 --use UNISIM.VComponents.all;
12
13 entity fancy_counter is
14 Port (clk: in std_logic;
15       clk_en: in std_logic;
16       dir: in std_logic;
17       ld, en: in std_logic;
18       rst: in std_logic;
19       updn: in std_logic;
20       val: in std_logic_vector(3 downto 0);
21       cnt: out std_logic_vector(3 downto 0));
22 end fancy_counter;
23
24 architecture Behavioral of fancy_counter is
25 signal cnt_result: std_logic_vector(3 downto 0) := (others => '0');
26 signal hold: std_logic_vector(3 downto 0) := (others => '0');
27 begin
```

```

28     process (clk)
29     begin
30         if (rising_edge (clk)) then
31             if (rst = '1') then
32                 cnt <= (others => '0');
33             end if;
34             if (clk_en = '1' and en = '1') then
35                 if (ld = '1') then
36                     cnt_result <= val;
37                     hold <= cnt_result;
38                     cnt <= cnt_result;
39                 end if;
40                 if (updn = '1') then
41                     if (dir = '1') then
42                         cnt_result <=
43 std_logic_vector(unsigned(cnt_result) + 1);
44                         cnt <= cnt_result;
45                         if (cnt_result = hold) then
46                             cnt_result <= "0000";
47                         end if;
48                     else
49                         cnt_result <=
50 std_logic_vector(unsigned(cnt_result) - 1);
51                         cnt <= cnt_result;
52                         if (cnt_result = "0000") then
53                             cnt_result <= hold;
54                             cnt <= cnt_result;
55                         end if;
56                     end if;
57                 end if;
58             end if;
59         end if;
60     end process;

end Behavioral;


```

## 4. Putting it All Together

### Theory:

Now that we have all the necessary components, we should be able to combine everything into one top level design. We will control the value of val(3:0) with the switches. All the buttons on the board will go through the debounce circuit to ensure that we receive an output of '1' through them. The buttons will control the enable, reset, load and up down functionality. Finally, the output will go to the leds.

### Schematic Diagram:



### Design:

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5 entity counter_top is
6 Port (btn, sw: in std_logic_vector(3 downto 0);
7       clk: in std_logic;
8       led: out std_logic_vector(3 downto 0));
9 end counter_top;
10
11 architecture counter of counter_top is
12
```

```

13 signal div_result: std_logic;
14 signal dbnc: std_logic_vector(3 downto 0) := (others => '0');
15
16 -----Fancy Counter Component-----
17 component fancy_counter
18 Port (clk: in std_logic;
19       clk_en: in std_logic;
20       dir: in std_logic;
21       ld, en: in std_logic;
22       rst: in std_logic;
23       updn: in std_logic;
24       val: in std_logic_vector(3 downto 0);
25       cnt: out std_logic_vector(3 downto 0));
26 end component;
27
28 -----Debounce Component-----
29 component debounce
30 Port (clk, btn: in std_logic;
31       dbnc: out std_logic);
32 end component;
33
34 -----Clock Divider Component-----
35 component clock_div is
36   Port (clk: in std_logic;
37         div: out std_logic);
38 end component;
39
40 begin
41
42 Clock_Divider: clock_div
43   port map(clk => clk,
44           div => div_result);
45
46 Button_Debounce0: debounce
47   port map(clk => clk,
48           btn => btn(0),
49           dbnc=> dbnc(0));
50
51 Button_Debounce1: debounce
52   port map(clk => clk,
53           btn => btn(1),
54           dbnc=> dbnc(1));
55
56 Button_Debounce2: debounce
57   port map(clk => clk,
58           btn => btn(2),
59           dbnc=> dbnc(2));
60
61 Button_Debounce3: debounce
62   port map(clk => clk,
63           btn => btn(3),
64           dbnc=> dbnc(3));

```


```

65
66 F_Counter: fancy_counter
67     port map(clk => clk,
68             clk_en => div_result,
69             dir => sw(0),
70             en => dbnc(1),
71             ld => dbnc(3),
72             rst => dbnc(0),
73             updn => dbnc(2),
74             val(0) => sw(0),
75             val(1) => sw(1),
76             val(2) => sw(2),
77             val(3) => sw(3),
78             cnt(0) => led(0),
79             cnt(1) => led(1),
80             cnt(2) => led(2),
81             cnt(3) => led(3));
82
83 end counter;


```

## Implementation:

### Elaboration Schematic



### Synthesis Schematic




## Project Summary(Util table, on chip power)

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

**Total On-Chip Power:** 0.099 W  
**Design Power Budget:** Not Specified  
**Power Budget Margin:** N/A  
**Junction Temperature:** 26.1°C  
**Thermal Margin:** 58.9°C (5.0 W)  
**Effective θJA:** 11.5°C/W  
**Power supplied to off-chip devices:** 0 W  
**Confidence level:** Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

### On-Chip Power



Resource	Utilization	Available	Utilization %
LUT	44	17600	0.25
FF	135	35200	0.38
IO	13	100	13.00
BUFG	1	32	3.13

## XDC File

```
## This file is a general .xdc for the ZYBO Rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used signals according to the project
```

## Clock signal

```
set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { clk }];
#IO_L11P_T1_SRCC_35 Sch=sysclk
create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports { clk }];
```

## Switches

```
set_property -dict { PACKAGE_PIN G15 IOSTANDARD LVCMOS33 } [get_ports { sw[0] }];
#IO_L19N_T3_VREF_35 Sch=SW0
set_property -dict { PACKAGE_PIN P15 IOSTANDARD LVCMOS33 } [get_ports { sw[1] }];
#IO_L24P_T3_34 Sch=SW1
set_property -dict { PACKAGE_PIN W13 IOSTANDARD LVCMOS33 } [get_ports { sw[2] }];
#IO_L4N_T0_34 Sch=SW2
set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS33 } [get_ports { sw[3] }];
#IO_L9P_T1_DQS_34 Sch=SW3
```

## Buttons

```

set_property -dict [dict PACKAGE_PIN R18 IOSTANDARD LVCMOS33] [get_ports btn[0]];
#IO_L20N_T3_34 Sch=BTN0
set_property -dict [dict PACKAGE_PIN P16 IOSTANDARD LVCMOS33] [get_ports btn[1]];
#IO_L24N_T3_34 Sch=BTN1
set_property -dict [dict PACKAGE_PIN V16 IOSTANDARD LVCMOS33] [get_ports btn[2]];
#IO_L18P_T2_34 Sch=BTN2
set_property -dict [dict PACKAGE_PIN Y16 IOSTANDARD LVCMOS33] [get_ports btn[3]];
#IO_L7P_T1_34 Sch=BTN3

##LEDs
set_property -dict [dict PACKAGE_PIN M14 IOSTANDARD LVCMOS33] [get_ports led[0]];
#IO_L23P_T3_35 Sch=LED0
set_property -dict [dict PACKAGE_PIN M15 IOSTANDARD LVCMOS33] [get_ports led[1]];
#IO_L23N_T3_35 Sch=LED1
set_property -dict [dict PACKAGE_PIN G14 IOSTANDARD LVCMOS33] [get_ports led[2]];
#IO_0_35=Sch=LED2
set_property -dict [dict PACKAGE_PIN D18 IOSTANDARD LVCMOS33] [get_ports led[3]];
#IO_L3N_T0_DQS_AD1N_35 Sch=LED3

```

In the XDC file, I needed to uncomment all the buttons, switches, leds, and the clock. Additionally, I had to make sure my port names matched my top level design.

### Discussion:

1.1: In order to go from 125 MHz to 2 Hz we need to divide it by 4.

1.2: We need 25 bits in order to represent the value from 1.1

2.1: The value for the buttons when it is pressed for the Zybo will oscillate between 0 and 1 (due to the mechanical nature of the button) until it settles at '1'.

2.3: For a debounce time of 20ms at 125MHz, we need 2,500,000 ticks.

2.4: We need 22 bits for 2,500,000

What I learned from this lab is the need to debounce a signal from the buttons. If we don't do this, then the output will not be stable when we run it. Additionally, I had some trouble when getting the counter to run correctly on the board. When it was running, it was counting up or down too fast. That was because in my clock divider, the output signal would read '1' for a while at the same time as the on the rising edge of the clock from the board. What we needed was a pulse, so I had to change a less than sign to an equals sign. I understand how to create a clock divider and a 2 bit debouncer for the most part. Overall, this first lab it was not too bad, but there was a lot to pick up.