### Lab 1 – Clocks, Counters, and Buttons

Embedded systems Lab Report 1

Anthony Lau: 153001126

February 28, 2019

### **Purpose:**


One of the most basic and core building blocks of digital circuits is the counter. In order to create a working counter, we need to deal with the high frequency input clock that a FPGA has. We need to slow it down in order to drive the counter that we desire. Additionally, manual input from a user will be able to set the circuit. When creating this counter, behavioral modeling will be implemented to achieve our desired results.


# 1. My Clock Is Just Right

# **Theory:**

In order to implement a clock divider, we need a counter that counts up to our specified division ratio on the rising edge of the clock. Once the counter has reached that value, we reset it to 0 and send an output signal of 1. With this, we can use this output signal as a slower clock to any input we desire.

### **Schematic Diagram:**





### **Design:**

# **Clock Divider Code**

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 use IEEE.numeric_std.all;
 5 entity clock div is
   Port (clk: in std logic;
             div: out std logic);
 8 end clock div;
10 architecture Behavioral of clock div is
12 signal counter : std logic vector(26 downto 0) := (others => '0');
13 begin
      process(clk)
15
          begin
16
               if rising edge(clk) then
17
                   if (unsigned(counter) < 62500000) then</pre>
                       counter <= std logic vector(unsigned(counter) + 1) ;</pre>
18
19
20
                           counter <= (others => '0');
21
                    end if;
22
23
                    if (unsigned(counter) = 32250000) then
                       div <= '1';
24
25
26
                       div <= '0';
27
                    end if;
28
               end if;
29
      end process;
30 end Behavioral;
```

# **Divider Top Code**


```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 entity reg is
 4 port(clk, chip enable, input: in std logic;
       q: out std logic);
 6 end reg;
 8 architecture my reg of reg is
 9 begin
10
      process(clk)
11
      begin
          if(rising_edge(clk)) then
12
               if(chip enable = '1') then
13
                   q <= input;
14
15
               else
```

```
16
                 q <= '0';
17
             end if;
18
          end if;
19
       end process;
20 end my_reg;
21
22 library IEEE;
23 use IEEE.STD LOGIC 1164.ALL;
24 entity divider top is
25 port(Clock: in std logic;
       led out: inout std logic);
27 end divider top;
28
29 architecture led reg of divider top is
30 -----intermediate signals-----
31 signal new_clk: std_logic;
32 signal led0 i: std logic;
33 -----clock div Component-----
34 component clock div
35 Port (clk: in std logic;
       div: out std logic);
37 end component;
38
39 component reg
40 port(clk, chip enable, input: in std logic;
       q: out std logic);
42 end component;
43
44 begin
45 led0 i <= not led out;
46 clock divider: clock div
      port map(clk => Clock,
47
48
             div => new clk);
49
50 led0 reg: reg
51 port map(clk => clock,
          chip enable => new clk,
53
           input => led0 i,
           q => led_out);
55 end led_reg;
     Test:
1 library ieee;
      use ieee.std logic 1164.all;
      use ieee.numeric_std.all;
 5 entity clock div tb is
 6 end clock div tb;
 8 architecture testbench of clock div tb is
```


```
10
      signal tb clk : std logic := '0';
11
      signal tb led0 : std logic;
12
13
      component clock div is
14
          port(
15
16
              clk : in std logic;
                                    -- 125 Mhz clock
17
              div : out std logic
                                    -- led, '1' = on
18
19
20
          );
21
      end component;
22
23 begin
24
25
      -- simulate a 125 Mhz clock
26
      clk gen proc: process
27
      begin
28
29
          wait for 4 ns;
          tb_clk <= '1';
30
31
32
          wait for 4 ns;
33
          tb clk <= '0';
34
35
      end process clk_gen_proc;
36
37
38
      dut : clock div
39
      port map (
40
41
          clk => tb clk,
          div => tb led0
42
43
44
     );
45
46
47 end testbench;
clock_div.vhd x clock_div_tb.vhd x Untitled 2 x
                                                                         ? ₺ [
Name
               Value
                                 0.25 | 0.45 |
 l⊌ tb_clk
              0
              U
 ¼ tb_led0
```

# **Implementation:**

# **Elaboration Schematic**



# **Synthesis Schematic**



# **Project Summary**

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.292 W

Design Power Budget: Not Specified


Power Budget Margin: N/A
Junction Temperature: 28.4°C

Thermal Margin: 56.6°C (4.8 W)

Effective 9JA: 11.5°C/W

Power supplied to off-chip devices: 0 W Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity



Resource	Estimation	Available	Utilization %
LUT	14	17600	0.08
FF	28	35200	0.08
10	2	100	2.00
BUFG	1	32	3.13

### **XDC** File

```
## This file is a general .xdc for the ZYBO Rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used signals according to the project
##Clock signal
}]; #IO_L11P_T1_SRCC_35 Sch=sysclk
create clock -add -name sys clk pin -period 8.00 -waveform { 0 4} [get ports {
clk }];
##Switches
#set property -dict { PACKAGE PIN G15
                                      IOSTANDARD LVCMOS33 } [get ports {
sw[0] }]; #IO L19N T3 VREF 35 Sch=SW0
#set_property -dict { PACKAGE_PIN P15
                                      IOSTANDARD LVCMOS33 } [get ports {
sw[1] }]; #IO_L24P_T3_34 Sch=SW1
#set_property -dict { PACKAGE PIN W13
                                      IOSTANDARD LVCMOS33 } [get ports {
sw[2] }]; #IO L4N T0 34 Sch=SW2
#set property -dict { PACKAGE PIN T16
                                      IOSTANDARD LVCMOS33 } [get ports {
sw[3] }]; #IO L9P T1 DQS 34 Sch=SW3
##Buttons
                                      IOSTANDARD LVCMOS33 | [get_ports {
#set property -dict { PACKAGE PIN R18
btn[0] }]; #IO L20N T3 34 Sch=BTN0
#set property -dict { PACKAGE PIN P16
                                      IOSTANDARD LVCMOS33 } [get ports {
btn[1] } ]; # IO L24N T3 34 Sch=BTN1
#set_property -dict { PACKAGE_PIN V16
                                      IOSTANDARD LVCMOS33 } [get ports {
btn[2] }]; #IO_L18P_T2_34 Sch=BTN2
#set property -dict { PACKAGE PIN Y16
                                      IOSTANDARD LVCMOS33 } [get ports {
btn[3] }]; #IO L7P T1 34 Sch=BTN3
##LEDs
set property -dict { PACKAGE PIN M14
                                     IOSTANDARD LVCMOS33 } [get ports {
led out }]; #IO L23P T3 35 Sch=LED0
                                      IOSTANDARD LVCMOS33 } [get ports {
#set_property -dict { PACKAGE_PIN M15
led[1] }]; #IO_L23N_T3_35 Sch=LED1
#set_property -dict { PACKAGE PIN G14
                                      IOSTANDARD LVCMOS33 } [get ports {
led[2] }]; #IO 0 35=Sch=LED2
#set property -dict { PACKAGE PIN D18
                                      IOSTANDARD LVCMOS33 } [get ports {
led[3] }]; #IO L3N TO DQS AD1N 35 Sch=LED3
```

In this XDC file, I only needed to uncomment the clock for the input and one led for the output.

### 2. Bouncy Buttons

### Theory:

Since the push buttons are mechanical, with springs inside them, the spring causes the contacts to act as a damped oscillator. This means that the signal that is received will not be constant. In order to fixed this issue, we use a 2 bit shift register to make sure that we get a constant '1' signal from the button. We have a counter that counts up and bit 0 of the shift register gets what the button is outputting. Then bit 1 of the shift register gets bit 0. Once bit 1 has been '1' for a specified number of ticks, then we output a '1' from the debounce circuit.

# Schematic: Design:


4 ENTITY debounce\_tb IS 5 END debounce tb;

7 architecture testbench of debounce tb is

6

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 entity debounce is
 4 Port (clk, btn: in std logic;
         dbnc: out std logic);
 6 end debounce;
 8 architecture Behavioral of debounce is
10 signal counter: std logic vector(21 downto 0);
11 signal count set: std logic;
12 signal shift register: std logic vector(1 downto 0);
13
14 begin
15
      process(clk)
16
      begin
17
      count set <= shift register(1) xor shift register(0);</pre>
18
           if(rising edge(clk)) then
19
               shift register(0) <= btn;</pre>
20
               shift register(1) <= shift register(0);</pre>
21
                    if(count set = '1') then
                        counter <= (others => '0');
22
23
                   elsif(counter(21) = '0') then
24
                        counter <= std logic vector(unsigned(counter) + 1);</pre>
2.5
26
                        dbnc <= shift register(1);</pre>
2.7
                   end if;
           end if;
28
29
        end process;
30 end Behavioral;
      Test:
1 Library IEEE;
 2 use IEEE.std logic 1164.all, IEEE.numeric std.all;
```


```
8 Component debounce
 9 port(clk :in std logic;
    btn :in std logic;
11
      dbnc :out std logic);
12 end Component;
13
14 signal clock tb : std logic := '0';
15 signal btn tb : std logic;
16 signal dbnc_tb : std_logic;
18 constant clk_period : time := 10 ns;
19
20 begin
21 DUT: debounce
22
      PORT MAP (clk => clock_tb,
23
                 btn => btn_tb,
24
                 dbnc => dbnc tb);
25
26 generate clk process :process
27
      begin
           clock tb <= '0';</pre>
28
29
           wait for clk period/2;
30
           clock tb <= '1';</pre>
31
           wait for clk period/2;
32
33
34 end process;
35
37 simulate process: process
38
      begin
39
           wait for 100ns;
40
           btn tb<='1';
41
          wait;
42
      end process;
43 end;
```



# 3. Actually Using a Counter to Count Theory:

The counter that we want to build here receives the clock from the board. However, it will only do something when its clk\_en and en are '1', which are connected to our clock divider and a button respectively. We need to be able to load a 4 bit value when a ld signal is '1', which we will set from the switches. There needs to be the ability to count up or down depending on what our direction bit is set to. When the counter hits the value the set value when counting up, the counter will loop back to '0000'. When the counter hits '0000' when counting down, counter will reset to the set value and count back down.

# **Schematic Diagram:**



# **Design:**

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 4 -- Uncomment the following library declaration if using
 5 -- arithmetic functions with Signed or Unsigned values
 6 use IEEE.NUMERIC STD.ALL;
 8 -- Uncomment the following library declaration if instantiating
 9 -- any Xilinx leaf cells in this code.
10 -- library UNISIM;
11 --use UNISIM. VComponents.all;
12
13 entity fancy counter is
14 Port (clk: in std logic;
15
        clk en: in std logic;
16
        dir: in std logic;
17
        ld, en: in std logic;
18
        rst: in std logic;
19
        updn: in std logic;
        val: in std logic vector(3 downto 0);
20
        cnt: out std logic vector(3 downto 0));
22 end fancy counter;
23
24 architecture Behavioral of fancy counter is
25 signal cnt result: std logic vector(3 downto 0) := (others => '0');
26 signal hold: std logic vector(3 downto 0) := (others => '0');
27 begin
```

```
28
       process(clk)
29
       begin
30
            if(rising edge(clk)) then
                if(rst = '1') then
31
32
                    cnt <= (others => '0');
33
                end if;
34
                if(clk en = '1' and en = '1') then
35
                     if(ld = '1') then
36
                         cnt result <= val;</pre>
37
                         hold <= cnt result;</pre>
38
                         cnt <= cnt_result;</pre>
39
                     end if;
40
                     if (updn = '1') then
41
                         if(dir = '1') then
42
                             cnt result <=</pre>
43 std_logic_vector(unsigned(cnt_result) + 1);
44
                              cnt <= cnt result;</pre>
45
                              if(cnt result = hold) then
46
                                  cnt result <= "0000";</pre>
47
                              end if;
48
                         else
49
                              cnt result <=</pre>
50 std logic vector(unsigned(cnt result) - 1);
51
                              cnt <= cnt result;</pre>
52
                              if(cnt result = "0000") then
53
                                  cnt result <= hold;</pre>
54
                                  cnt <= cnt result;</pre>
55
                              end if;
56
                         end if;
57
                 end if;
58
                end if;
59
           end if;
       end process;
60
```


end Behavioral;

# 4. Putting it All Together

# **Theory:**

Now that we have all the necessary components, we should be able to combine everything into one top level design. We will control the value of val(3:0) with the switches. All the buttons on the board will go through the debounce circuit to ensure that the we receive an output of '1' through them. The buttons will control the enable, reset, load and up down functionality. Finally, the output will go to the leds.

# **Schematic Diagram:**



# **Design:**


```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5 entity counter_top is
6 Port (btn, sw: in std_logic_vector(3 downto 0);
7          clk: in std_logic;
8         led: out std_logic_vector(3 downto 0));
9 end counter_top;
10
11 architecture counter of counter_top is
12
```

```
13 signal div result: std logic;
14 signal dbnc: std logic vector(3 downto 0) := (others => '0');
16 -----Fancy Counter Component-----
17 component fancy counter
18 Port (clk: in std logic;
19 clk en: in std logic;
20
      dir: in std logic;
      ld, en: in std_logic;
21
     rst: in std_logic;
22
23
      updn: in std logic;
24
      val: in std logic vector(3 downto 0);
25
       cnt: out std logic vector(3 downto 0));
26 end component;
27
28 -----Debounce Component-----
29 component debounce
30 Port (clk, btn: in std logic;
      dbnc: out std logic);
32 end component;
33
34 -----Clock Divider Component-----
35 component clock div is
36 Port (clk: in std logic;
37
          div: out std logic);
38 end component;
39
40 begin
42 Clock Divider: clock div
43 port map(clk => clk,
             div => div result);
44
45
46 Button Debounce0: debounce
47 port map(clk => clk,
            btn => btn(0),
48
49
             dbnc=> dbnc(0));
51 Button Debounce1: debounce
52 port map(clk => clk,
53
            btn => btn(1),
54
             dbnc => dbnc(1));
55
56 Button Debounce2: debounce
57
     port map(clk => clk,
58
             btn => btn(2),
59
             dbnc=> dbnc(2));
60
61 Button Debounce3: debounce
            port map(clk => clk,
63
                         btn => btn(3),
64
                         dbnc=> dbnc(3));
```


```
65
66 F_Counter: fancy_counter
       port map(clk => clk,
                clk en => div result,
68
                dir => sw(0),
69
70
                en => dbnc(1),
71
                ld => dbnc(3),
72
                rst => dbnc(0),
73
                updn \Rightarrow dbnc(2),
74
                val(0) => sw(0),
75
                val(1) => sw(1),
76
                val(2) => sw(2),
77
                val(3) => sw(3),
78
                cnt(0) => led(0),
79
                cnt(1) => led(1),
80
                cnt(2) => led(2),
81
                cnt(3) => led(3));
82
83 end counter;
```

# **Implementation:**

# **Elaboration Schematic**



# **Synthesis Schematic**



### **Project Summary(Util table, on chip power)**

'ower analysis from Implemented netlist. Activity lerived from constraints files, simulation files or ectorless analysis.

Total On-Chip Power: 0.099 W

Design Power Budget: Not Specified

Power Budget Margin: N/A unction Temperature: 26.1°C


Thermal Margin: 58.9°C (5.0 W)

Effective θJA: 11.5°C/W

Power supplied to off-chip devices: 0 W Confidence level: Low

<u>aunch Power Constraint Advisor</u> to find and fix

nvalid switching activity



Resource	Utilization	Available	Utilization %
LUT	44	17600	0.25
FF	135	35200	0.38
IO	13	100	13.00
BUFG	1	32	3.13

### **XDC** File

- ## This file is a general .xdc for the ZYBO Rev B board ## To use it in a project: ## - uncomment the lines corresponding to used pins ## - rename the used signals according to the project ##Clock signal set property -dict [ PACKAGE PIN L16 IOSTANDARD LVCMOS33 ] [get ports [ clk ]]; #IO L11P T1 SRCC 35 Sch=sysclk create\_clock -add -name sys\_clk\_pin -period 8.00 -waveform [0 4] [get ports [ clk ]]; ##Switches set property -dict { PACKAGE PIN G15 IOSTANDARD LVCMOS33 } [get ports { sw[0] }]; #IO L19N T3 VREF 35 Sch=SW0 IOSTANDARD LVCMOS33 } [get ports { sw[1] }]; set property -dict { PACKAGE PIN P15 #IO L24P T3 34 Sch=SW1 set property -dict { PACKAGE PIN W13 IOSTANDARD LVCMOS33 | [get\_ports { sw[2] }]; #IO L4N T0 34 Sch=SW2 set property -dict { PACKAGE PIN T16 IOSTANDARD LVCMOS33 } [get ports { sw[3] }]; #IO L9P T1 DQS 34 Sch=SW3
- ##Buttons

```
#IO L20N T3 34 Sch=BTN0
set property -dict [ PACKAGE PIN P16 IOSTANDARD LVCMOS33 ] [get ports [ btn[1] ]];
#IO L24N T3 34 Sch=BTN1
set property -dict [ PACKAGE PIN V16 IOSTANDARD LVCMOS33 ] [get ports [ btn[2] ]];
#IO L18P T2 34 Sch=BTN2
set property -dict [ PACKAGE PIN Y16 IOSTANDARD LVCMOS33 ] [get ports [ btn[3] ]];
#IO L7P T1 34 Sch=BTN3
##LEDs
#IO L23P T3 35 Sch=LED0
set property -dict [ PACKAGE PIN M15 | IOSTANDARD LVCMOS33 ] [get ports [ led[1] ]];
#IO L23N T3 35 Sch=LED1
#IO 0 35=Sch=LED2
set property -dict [ PACKAGE PIN D18 IOSTANDARD LVCMOS33 ] [get ports [ led[3] ]];
#IO L3N TO DQS AD1N 35 Sch=LED3
```

In the XDC file, I needed to uncomment all the buttons, switches, leds, and the clock. Additionally, I had to make sure my port names matched my top level design.

#### **Discussion:**

- 1.1: In order to go from 125 MHz to 2 Hz we need to divide it by 4.
- 1.2: We need 25 bits in order to represent the value from 1.1
- 2.1: The value for the buttons when it is pressed for the Zybo will oscillate between 0 and 1 (due to the mechanical nature of the button) until it settles at '1'.
- 2.3: For a debounce time of 20ms at 125MHz, we need 2,500,000 ticks.
- 2.4: We need 22 bits for 2,500,000

What I learned from this lab is the need to debounce a signal from the buttons. If we don't do this, then the output will not be stable when we run it. Additionally, I had some trouble when getting the counter to run correctly on the board. When it was running, it was counting up or down too fast. That was because in my clock divider, the output signal would read '1' for a while at the same time as the on the rising edge of the clock from the board. What we needed was a pulse, so I had to change a less than sign to an equals sign. I understand how to create a clock divider and a 2 bit debouncer for the most part. Overall, this first lab it was not too bad, but there was a lot to pick up.