

Course Name: Hardware and Software Design of Embedded Systems

Course Number and Section: 14:332:493

<b>Experiment</b> : [Experiment #1 – Clocks, Counters, and Buttons]
Lab Instructor: Phil Southard
<b>Date Performed</b> : 2/14/19 – 2/28/19
Date Submitted: 2/28/19
Submitted by: Jonathan Boccardi – 159006465 – jmb779
For Lab Instructor Use ONLY
GRADE:
COMMENTS:

Purpose: The purpose of this lab is to construct a step-up, step-down counter by implementing its components piece-by-piece. The first step is to implement a clock divider to achieve a 2Hz pulse signal from 125MHz and checking it using an LED on the FPGA. Next, we want to make sure that when we press a button on the board, it is interpreted as only one press, and not many presses before the button stabilizes. This is the digital button debouncer portion of the project. Lastly, we want to use a counter to not only divide the input clock signal, but count up or down to the desired value.

#### Method:

Part 1: Designing a clock divider to achieve a 2Hz pulse from 125MHz.

In order to achieve this, we need to divide the input clock signal of 125MHz by a factor of 62.5M to achieve a 2Hz pulse. The process used to divide the input clock signal is by using a counter, which increments each clock cycle by 1, and when it reaches the full 62.5M, div is set to '1', the counter is reset, and div returns to 0 after one clock cycle. The VHDL code is shown here:

```
1. library IEEE;
2. use IEEE.STD LOGIC 1164.ALL;
3. use ieee.numeric std.all;
4. use ieee.std logic unsigned.all;
5.
entity clock_div is
7.
       port (
8.
       clk : in std_logic;
9.
           div : out std_logic
10.
       );
11. end clock_div;
12.
13. architecture new_clock of clock_div is
       signal count : std_logic_vector(25 downto 0) := (others => '0'); --only needs 26 bits to
   store 62500000
15. begin
16. divider: process(clk) begin
17.
           if (rising_edge(clk)) then
                                       --rising edge means 1 clock cycle
18.
               count <= std_logic_vector(unsigned(count) + 1 ); --add a clock cycle</pre>
               if (unsigned(count) = 62500000) then
                                                               -- pulse a '1' when 500ms
19.
  passes
20.
                   div <= '1';
21.
                   count <= std_logic_vector(to_unsigned(0,26));</pre>
22.
                                       --stay Low
23.
                   div <= '0';
24.
               end if;
25.
           end if;
26.
       end process divider;
27. end new_clock;
```

clock\_div.vhd

The RTL Diagram for the clock\_div code shown above is in Figure 1.




Figure 1: RTL Diagram for clock\_div

A simulation run for two seconds is shown in Figure 2, and shows that the divided clock signal div pulses two times per second.




Figure 2: 2Hz pulse signal on div

Here is the testbench code used to produce these simulation results.

```
library IEEE;
2.
   use IEEE.STD_LOGIC_1164.ALL;
   entity clock div tb is
3.
    end clock_div_tb;
5.
6.
   architecture tb of clock_div_tb is
7.
8.
        component clock div
9.
            port (
                     : in std_logic;
10.
                clk
                     : out std_logic
11.
                div
12.
            );
13.
        end component;
14.
15.
        signal tb_clk : std_logic := '0';
16.
        signal tb_div : std_logic := '0';
17.
18. begin
19.
        assign: clock_div port map (clk => tb_clk, div => tb_div);
20.
        testbench: process begin
                                        --one full clock cycle in 125MHz is 8ns
21.
22.
                tb_clk <= '0';
23.
                wait for 4 ns;
                tb_clk <= '1';
24.
25.
                wait for 4 ns;
26.
        end process;
27.
28. end tb;
```

clock\_div\_tb.vhd

Next is to test the divider with an LED on the FPGA. The controls for the LED are clock and the divided clock, which determines whether the LED will be on or off. The RTL diagram for this design is shown in Figure 3, and the code right after. We expect the LED to flip on or off every time div sends a pulse, changing its state two times per second, and completing one full on/off cycle once per second. The test bench code shows this behavior, and so did the testing done on the FPGA.




Figure 3: RTL Diagram for divider\_top

A simulation run for two seconds using almost the same testbench as clock\_div gives the desired result. This is shown in Figure 4.




Figure 4: LED switching on and off at the desired rate

```
1. library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
2.
3.
4.
    entity divider_top is
5.
        port(
            clk : in std_logic;
6.
7.
            led0: out std_logic
8.
9. end divider top;
10.
11. architecture beh of divider_top is
12.
        component clock_div
13.
14.
            port (
15.
                clk : in std logic;
16.
                div : out std_logic
17.
            );
18.
        end component;
19.
20.
        signal led : std_logic := '0';
        signal div : std_logic;
21.
22. begin
23.
24.
        assign: clock_div port map(clk => clk, div => div);
25.
        led_reg: process(clk) begin
26.
27.
            if (rising_edge(clk)) then
                if (div = '1') then
28.
29.
                    led <= not led;</pre>
30.
                end if;
31.
           end if;
           led0 <= led;</pre>
32.
33.
        end process;
34.
35. end beh;
```

# divider\_top.vhd

### Part 1 Discussion:

- Q1.1: How much do we need to divide our input by to get from 125MHz to 2Hz?
- A: 125MHz / 62.5M = 2 Hz
- Q1.2: How many bits are required to store a counter that can count up to the value obtained in Q1.1?
- A: 2^26 is about 67M, so 62.5M is 26 bits.

# Part 2: Fixing Button Bounce

In order to debounce a button digitally, we want to keep track of the input values of the button, and check for a stabilized output. On the ZYNC we use for this lab, a button press is represented as a '1'. So, to debounce our button, we want to detect a certain number of consecutive '1's to verify that the button has been stabilized. Our design goal is to give the button 20ms to stabilize, or, at 125MHz, 2.5 million clock ticks. A steady stream of 2.5 million '1's will guarantee the button has a stable state.

```
    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
4.
5. entity debounce is
6.
       port(
7.
            clk : in std_logic;
8.
            btn : in std_logic;
9.
            dbnc: out std_logic
        );
10.
11. end debounce;
12.
13. architecture db of debounce is
        signal count : std_logic_vector(21 downto 0) := (others => '0');
14.
                      : std_logic_vector(1 downto 0);
15.
        signal shift
16. begin
17.
18.
        process(clk, btn) begin
19.
            if(rising_edge(clk)) then
20.
                if(unsigned(count) < 2500000) then
                dbnc <= '0';
21.
                    if(shift(1) = '1') then
22.
                        count <= std_logic_vector(unsigned(count) + 1);</pre>
23.
24.
                         count <= (others => '0');
25.
26.
                    end if;
27.
                else
                    dbnc <= '1';
28.
                    if (btn = '0') then
29.
                        dbnc <= '0';
30.
                        count <= (others => '0');
31.
                    end if;
32.
                end if;
33.
34.
                shift(1) <= shift(0);</pre>
35.
                shift(0) <= btn;</pre>
36.
            end if;
37.
        end process;
38. end db;
```

debounce.vhd

The RTL diagram for debounce is shown in Figure 5.




Figure 5: RTL Diagram for debounce




Figure 6: Simulation Results for debouncing

Figure 6 shows the debouncer working. dbnc is only high when btn has been pressed for 20ms or more. Below is the testbench code that produced this simulation result. The debouncer works as expected.

### Part 2 Discussion:

Q2.1: What is the value of the button when it is pressed for the Zybo?

A: The button gives a value of 1 when pressed.

Q2.2: If it were the other value when pressed, would we have to alter our debounce design? Why or why not?

A: Yes, instead we would have to check for four consecutive 0's instead of 1's.

Q2.3: If we want our debounce time to be 20 ms, and our system clock is 125 MHz, how many ticks do we need a steady '1' to be read for it to count as a '1'?)

A: 20 ms \* 125 MHz = 2.5 million clock ticks for 20 ms of debounce time.

Q2.4: How many bits are required for a counter that can go that high?

A:  $\log_2(2.5M) = 21.25 ==> 22 \text{ bits}$ 

```
library IEEE;
                                                             48.
                                                                    --40ms passed
1.
     use IEEE.STD_LOGIC_1164.ALL;
2.
                                                             49.
                                                                       --test 2
                                                                       btn <= '0';
3.
                                                             50.
4.
     entity debounce_tb is
                                                              51.
                                                                       wait for 5ms;
5.
     end debounce_tb;
                                                              52.
6.
                                                              53.
                                                                       --bounce
7.
     architecture tb of debounce_tb is
                                                              54.
                                                                       btn <= '1';
8.
         component debounce
                                                              55.
                                                                       wait for 2ms;
9.
             port (
                                                                       btn <= '0';
                                                              56.
10.
                  clk : in std_logic;
                                                              57.
                                                                       wait for 3ms;
                  btn : in std_logic;
                                                                       btn <= '1';
11.
                                                             58.
                  dbnc: out std_logic
                                                             59.
                                                                       wait for 19ms:
12.
                                                                       btn <= '0';
13.
                  );
                                                             60.
                                                                       wait for 1ms;
btn <= '1';</pre>
14.
         end component;
                                                             61.
15.
                                                             62.
         signal clk : std_logic := '0';
signal btn : std_logic := '0';
16.
                                                              63.
                                                                       wait for 25ms; --on at 90ms
17.
                                                              64.
         signal dbnc : std_logic := '0';
18.
                                                             65.
                                                                       --95ms passed
19. begin
                                                             66.
                                                             67.
                                                                       --test 3
btn <= '0';
20.
21. assign: debounce port map(clk => clk, btn
                                                             68.
                                                                       wait for 5ms;
     => btn, dbnc => dbnc);
                                                             69.
22.
                                                             70.
23. clock: process begin
                                                             71.
                                                                       --bounce
24.
         clk <= '1';
                                                             72.
                                                                       btn <= '1';
25.
         wait for 4 ns;
                                                              73.
                                                                       wait for 1ms;
         clk <= '0';
                                                                       btn <= '0';
26.
                                                             74.
27.
         wait for 4 ns;
                                                              75.
                                                                       wait for 1ms;
28. end process;
                                                                       btn <= '1';
                                                             76.
29.
                                                             77.
                                                                       wait for 5ms;
                                                                       btn <= '0';
30. button: process begin
                                                             78.
         --test 1
btn <= '0';
                                                                       wait for 3ms;
btn <= '1';</pre>
31.
                                                             79.
32.
                                                             80.
33.
         wait for 5ms;
                                                             81.
                                                                       wait for 40ms; --on at 130ms
34.
                                                             82.
35.
         --bounce
                                                             83.
                                                                       btn <= '0';
         btn <= '1';
                                                             84.
36.
                                                                       wait;
         wait for 2ms;
37.
                                                             85. end process;
         btn <= '0';
                                                             86. end tb;
38.
39.
         wait for 3ms;
                                                             87.
         btn <= '1';
40.
         wait for 19ms;
btn <= '0';</pre>
41.
42.
         wait for 1ms;
43.
44.
         btn <= '1';
45.
         wait for 4ms;
46.
         btn <= '0';
47.
         wait for 6ms
```

debounce\_tb.vhd

# Part 3: Fancy Counter

In this part, we implemented a 4-bit counter with the rules outlined in the lab manual. The behavior of the counter is as follows:

- Unless en is 1, nothing will change in the circuit.
- Even if en is 1, if clk en is 0 nothing can change the circuit except rst
- On the clock rising edge, when rst is asserted the cnt value will become 0.
- It can count either up or down depending on the value of a "direction" register, which is updated at the clock rising edge with the value present at dir when updn is 1.
- On the clock rising edge, if ld is 1, the value present at val will be loaded into the "value" register.
- If counting up, it will count until the number in a 4-bit "value" register has been reached, at which point it will roll over to 0000. If counting down, it will go from 0000 to value when it underflows

This behavior can be translated to an easier-to-understand form:

```
if (en = 1)
         if (rising edge clock)
                  if (reset)
                           reset;
                  elsif (clock enable)
                           if (1d = 1)
                                    value <= val;</pre>
                           elsif(updn = 1)
                                    direction <= dir;</pre>
                                    if (dir = 1)
                                              cnt <= cnt + 1;
                                              if (cnt = val)
                                                       cnt <= "0000";
                                    else
                                              cnt <= cnt - 1;
                                              if (cnt = "0000")
                                                       cnt <= val;</pre>
```

## Pseudocode for fancy counter

Figure 7 shows fancy counter's RTL diagram.




Figure 7: RTL Diagram for fancy\_counter

Here is the VHDL implementation of the described behavior:

```
library IEEE;
2.
     use IEEE.STD LOGIC 1164.ALL;
3.
     use ieee.numeric_std.all;
4.
5.
     entity fancy_counter is
6.
7.
              clk
                        : in std_logic;
8.
              clk_en : in std_logic;
9.
                       : in std_logic;
10.
              en
                       : in std_logic;
11.
              ld
                       : in std_logic;
              rst
                       : in std_logic;
12.
                     : in std_logic;
13.
              updn
                       : in std_logic_vector(3 downto 0);
              val
14.
15.
              cnt
                       : out std_logic_vector(3 downto 0)
16.
17. end fancy_counter;
19. architecture beh of fancy_counter is
          signal count : std_logic_vector(3 downto 0) := (others => '0');
signal value : std_logic_vector(3 downto 0) := (others => '0');
20.
21.
22.
          signal direction: std_logic := '0';
23. begin
          process(clk, clk_en) begin
   if (en = '1') then
24.
25.
26.
                   if (rising_edge(clk)) then
27.
                       if (rst = '1') then
28.
                            count <= (others => '0');
                       elsif (clk_en = '1') then
if (ld = '1') then
29.
30.
                                 value <= val;
31.
                            elsif (updn = '1') then
32.
                                 direction <= dir;
if (dir = '1') then</pre>
33.
34.
35.
                                     count <= std_logic_vector(unsigned(count) + 1);</pre>
36.
                                      cnt <= count;</pre>
37.
                                     if (unsigned(count) = unsigned(value)) then
                                          count <= (others => '0');
39.
                                          cnt <= count;</pre>
40.
                                     end if;
41.
                                 else
42.
                                     count <= std_logic_vector(unsigned(count) - 1);</pre>
43.
                                      cnt <= count;</pre>
                                     if (unsigned(count) = "0000") then
44.
45.
                                          count <= value;</pre>
46.
                                          cnt <= count;</pre>
47.
                                 end if;
48.
                            end if;
49.
50.
                        end if;
                   end if;
51.
              end if;
52.
          end process;
53.
     end beh;
```

fancy\_counter.vhd

Part 4: Combining clock dividers, debouncers, and counters for the final product.

Since all the parts work on their own, it makes sense to combine all of them to create a final working product. In this part, we need 4 buttons, 4 switches, 4 LEDs, and the clock. All four buttons will be debounced, and will control reset, enable, up/down, and load. The switches will control the 4-bit value we are counting up to or down from. The four LEDs show the current value we are at. All that needs to be done is create the components and map the ports, and the final product should work together. Figure 8 shows the RTL diagram for the final circuit, and the VHDL code is shown after.




Figure 8: RTL Diagram for counter\_top

```
library IEEE;
2.
    use IEEE.STD_LOGIC_1164.ALL;
3.
    entity counter_top is
4.
5.
        port (
            btn : in std_logic_vector(3 downto 0);
6.
            clk : in std_logic;
7.
8.
            sw : in std_logic_vector(3 downto 0);
            led : out std_logic_vector(3 downto 0)
        );
10.
11. end counter_top;
13. architecture ct of counter_top is
14.
        component debounce
15.
            port(
16.
                clk : in std_logic;
17.
                btn : in std_logic;
                dbnc: out std_logic
18.
19.
            );
20.
        end component;
21.
22.
        component clock_div
23.
            port (
24.
                clk : in std_logic;
25.
                div : out std_logic
26.
            );
27.
        end component;
28.
29.
        component fancy_counter
30.
            port (
                        : in std_logic;
31.
                clk
                clk_en : in std_logic;
32.
33.
                dir
                        : in std_logic;
                        : in std_logic;
34.
                en
35.
                1d
                        : in std_logic;
36.
                rst
                       : in std_logic;
37.
                updn
                       : in std_logic;
                        : in std_logic_vector(3 downto 0);
38.
                val
39.
                        : out std_logic_vector(3 downto 0)
                cnt
40.
            );
        end component;
41.
42.
43.
        signal db1
                        : std_logic := '0';
                        : std_logic := '0';
44.
        signal db2
                       : std_logic := '0';
45.
        signal db3
        46.
47.
48.
49. begin
50.
51.
        u1: debounce port map( btn => btn(\theta), clk => clk, dbnc => db1);
        u2: debounce port map( btn => btn(1), clk => clk, dbnc => db2);
52.
        u3: debounce port map( btn => btn(2), clk => clk, dbnc => db3);
53.
54.
        u4: debounce port map( btn => btn(3), clk => clk, dbnc => db4);
55.
        u5: clock_div port map( clk => clk, div => slw_clk);
56.
57.
                                                => clk,
58.
        u6: fancy counter port map (
                                        clk
                                        clk_en => slw_clk,
59.
60.
                                        dir
                                                \Rightarrow SW(\Theta),
                                                => db2,
61.
                                        en
                                                => db4,
62.
                                        1d
63.
                                        rst
                                                => db1,
64.
                                                => db3,
                                        updn
65.
                                                => SW,
                                        va1
66.
                                        cnt
                                                => led
67.
                                    );
68. end ct;
```

counter\_top.vhd

# Implementation on final product:




Figure 9: Synthesis and Implementation Schematic

For this design, the Synthesis and Implementation schematics were identical.




Figure 10: Utilization Table and Power Graphs

This design uses mostly IO on the chip, and doesn't draw much power at all.

Discussion (discussion questions are in their respective sections): I learned quite a lot from this lab, especially regarding the test-bench portions. Aside from gaining a complete understanding of clock dividers, digital debouncing, and this type of counter, I learned a lot about debugging VHDL code, as we had to work with our boards to confirm our designs worked. One thing I would make clearer in the lab manual is that the clock divider is creating a 2Hz pulse, not a clock. It may be my fault for interpreting it as a clock, but many others made the same error, so it may need small clarification, maybe a sample simulation showing the pulse for one clock cycle. Another thing I learned this lab is how to use entities that I already created in another place by creating a component and mapping the corresponding ports. One thing I'm still a bit confused about is why my simulations had uninitialized values and how to fix it. Oddly enough, when I brought my code to the computer lab, the simulation ran fine with no issues. It may have been a one-time thing, but next time I will try restarting Vivado to fix the issue.