# **Embedded Systems 1**

# Lab Report 2

Gavin McKim 3/07/2019

# Pre Lab:

# Purpose:

The purpose of this lab was to get used to using math library functions in vhdl. In the first part, the lab displayed how these functions worked on a bit wise level by having us create a 1-bit adder. Then we were showed how this 1-bit function can be extended to multiple bits by building a 4-bit adder. After understanding how these functions work, the second part of this lab aims to teach how to use the built in math functions. Understanding how these functions work allows us to avoid having to build them from scratch each time.

# 1. Back to Digital Logic Design

Theory of Operation:

For the first part of this section, we created a 1-bit adder. This adder had inputs for the two added bits as well as an input for a carry in bit. The carry in bit adds a "+1" to the summation. It outputted the sum of the two inputs as well as a carry out bit. The carry out bit is for when the sum of the two inputs overflow the one bit output. This circuit was implemented using a basic logic circuit containing ANDs, ORs, and XORs. The circuit should properly add the two bit inputs and properly calculate the sum and carry out while also taking into account the carry in bit. Next, we cascaded four of these 1-bit adders to create a 4-bit ripple adder. Each 1-bit adder calculates the sum of the nth-bit of the 4-bit inputs. These sums are concatenated together to find the 4-bit sum. The carry in bit of one block is taken from the carry out of the previous block. The whole circuit also take a carry in input and outputs a carry out. The circuit should properly calculate the carry out and the sum of two 4-bit inputs while also taking into account the carry in bit.

#### 1-Bit Adder Code:


```
2
 3 !
 4 : library IEEE;
 5 use IEEE.STD LOGIC 1164.ALL;
 6
 7
 8 entity adder_one is
 9
     Port (A, B, C_in : in std_logic;
10
      S, C_out : out std_logic );
11 \( \text{end adder_one} \);
12 :
13 → architecture Behavioral of adder_one is
14 | signal sum : std logic;
15 begin
16 | sum <= A xor B;
17
    S <= sum xor C in;
18 ; C out <= (sum and C in) or (A and B);
19
20 @ end Behavioral;
```

Ripple Adder(4-Bit Adder) Code:

```
1
      library IEEE;
      use IEEE. STD LOGIC 1164. ALL;
 3 .
 5
        port (
 6
          A in, B in : in std logic_vector(3 downto 0);
 7
          C_in0 : in STD_LOGIC;
 8
          C_out3 : out STD_LOGIC;
 9
          S out : out std logic vector(3 downto 0)
        );
10 :
13 	☐ architecture Behavioral of ripple_adder is
        component adder_one is
15
        port (
16
          A : in STD LOGIC;
17
          B : in STD LOGIC;
          C in : in STD LOGIC;
19 :
         S : out STD_LOGIC;
20 :
          C out : out STD LOGIC
21
        );
22 🖨
        end component adder one;
23
24 :
      signal C : std logic_vector(2 downto 0);
26 □ adder_one_0: component adder_one
27 ;
           port map (
28
            A \Rightarrow A in(0),
29
            B \Rightarrow B_{in}(0),
30
            C_in => C_in0,
31
            C_{out} \Rightarrow C(0),
32 ;
            S \Rightarrow S \text{ out}(0)
33 🖨
          );
34 □ adder one 1: component adder one
35 1
         port map (
36
            A \Rightarrow A in(1),
37
           B \Rightarrow B in(1),
38
           C in \Rightarrow C(0),
39 !
           C out \Rightarrow C(1),
40 :
           S => S_out(1)
41 (
          );
42 - adder one 2: component adder one
43
           port map (
44
            A \Rightarrow A in(2),
           B \Rightarrow B_{in}(2),
45
46
           C in \Rightarrow C(1),
47
           C_out => C(2),
48 :
           S => S out (2)
49 🖨
         );
50 adder_one_3: component adder_one
51
         port map (
52
            A \Rightarrow A_{in}(3)
53
           B \Rightarrow B in(3),
54
           C in \Rightarrow C(2),
55
           C out => C out3,
56
           S => S out (3)
57 A
         );
58 end Behavioral;
```

Testbench Code:

```
library IEEE;
      use IEEE.STD LOGIC 1164.ALL;
 3
 5
        port (
 6
          A in, B in : in std logic vector(3 downto 0);
 7
          C_in0 : in STD_LOGIC;
 8
          C out3 : out STD LOGIC;
 9
          S out : out std logic vector(3 downto 0)
        );
10
11 @ end ripple_adder;
13 ─ architecture Behavioral of ripple_adder is
        component adder one is
15
        port (
16
         A : in STD LOGIC;
17
          B : in STD LOGIC;
18
          C in : in STD LOGIC;
19 :
          S : out STD LOGIC;
20
          C out : out STD LOGIC
21
        );
22 🖨
        end component adder one;
23
24 !
      signal C : std_logic_vector(2 downto 0);
25 !
26 adder_one_0: component adder_one
27 :
           port map (
28
            A \Rightarrow A in(0),
29
            B \Rightarrow B_{in}(0),
30
            C_in => C_in0,
31
            C_{out} \Rightarrow C(0),
32 !
            S => S out (0)
33 (-)
          );
34 - adder one 1: component adder one
35
          port map (
36
            A \Rightarrow A in(1),
37
           B \Rightarrow B in(1),
38
           C in => C(0),
39 !
           C out => C(1),
40 :
           S => S out(1)
41 (
          );
42 - adder one 2: component adder one
43
           port map (
44
           A \Rightarrow A in(2),
           B \Rightarrow B_{in}(2),
45
46
           C in => C(1),
47
           C out => C(2),
48 :
           S \Rightarrow S \text{ out}(2)
49 🖨
         );
50 padder_one_3: component adder_one
51
           port map (
52
            A \Rightarrow A in(3),
           B \Rightarrow B_{in}(3),
53
54
           C in => C(2),
55
           C out => C out3,
56
           S \Rightarrow S \text{ out}(3)
         );
57 A
58 end Behavioral;
59 ;
```



# 2. Somebody did the work already

## Theory of Operation:

In this part of the lab, we created a 16-bit Arithmetic Logic Unit(ALU). The ALU can perform 16 functions depending on the value of a 4-bit opcode input signal. The ALU also takes two 4-bit signals as inputs and outputs a function of those inputs based on what opcode was sent. This was implemented using a case statement to determine what function to perform. Ideally it should choose the correct function based on the opcode and then output the correct result. Next, this ALU was implemented in a top level design to be imported to the Zybo board. Each of the three inputs to the ALU was connected to a button. When a button was pressed on a rising edge of the clock, the value represented in the switches would be loaded into the buttons respective signal. The fourth button was used to reset all the inputs to "0000". The output of the selected function will be displayed using the LED's. The debouncer code from Lab 1 was also utilized to get an accurate button input from the board. Ideally the top level design should be able to be successfully migrated to the board and be able to perform all functions in the ALU regardless of input.

### My\_alu Code:


```
1
 2 :
     library IEEE;
 3 use IEEE. STD LOGIC 1164. ALL;
 4 : use IEEE. NUMERIC STD. ALL;
 5
 7 	☐ entity my_alu is
    Port (A, B : in std_logic_vector (3 downto 0);
9
              Opcode : in std logic vector(3 downto 0);
10
              F : out std_logic_vector(3 downto 0));
11 @ end my alu;
13 □ architecture Behavioral of my_alu is
14
15 begin
16 ⇒ p: process(A, B, Opcode)
17 begin
18 🗇
          case (Opcode) is
19 ;
          when "0000" => F <= std logic vector(unsigned(A) + unsigned(B));</pre>
20 :
         when "0001" => F <= std logic vector(unsigned(A) - unsigned(B));
         when "0010" => F <= std logic vector(unsigned(A) + 1);
21
         when "0011" => F <= std_logic_vector(unsigned(A) - 1);</pre>
22 :
         when "0100" => F <= std_logic_vector(0 - unsigned(A));
23
24 E
         when "0101" => if (A > B) then F <= "0001";
25 ;
                         else F <= "0000":
26 🖹
                         end if:
         when "0110" => F <= std logic vector(unsigned(A) sll 1);
27
28
         when "0111" => F <= std logic_vector(unsigned(A) srl 1);
         when "1000" => F <= '1' & A(3 downto 1);
29 :
         when "1001" => F <= NOT A;
when "1010" => F <= A AND B;
30
31 '
32 :
         when "1011" => F <= A OR B;
33 :
         when "1100" => F <= A XOR B;
34
         when "1101" => F <= A XNOR B;
35
         when "1110" => F <= A NAND B;
         when "1111" => F <= A NOR B;
36
37
         end case;
38 ← end process;
39 end Behavioral;
40 ;
```

Alu tester Code:


```
library IEEE;
 3
     use IEEE.STD_LOGIC_1164.ALL;
 4
     use IEEE. NUMERIC_STD. ALL;
 5
 7
       Port (sw, btn : in std logic vector (3 downto 0);
 8
             clk : in std logic;
 9
             led : out std logic vector (3 downto 0));
10 		end alu_tester;
11
12 	☐ architecture Behavioral of alu_tester is
13
14 ⊝ component my_alu is
15
      Port (A, B : in std logic vector (3 downto 0);
16
             Opcode : in std logic vector(3 downto 0);
17
             F : out std_logic_vector(3 downto 0));
18 ← end component;
19
20 	☐ component debouncer is
     Port ( clkd, bt : in std_logic;
22
             debounce: out std_logic);
23 end component;
24
25
     signal value : std_logic_vector (3 downto 0);
26
     signal dbnc : std logic vector (3 downto 0);
     signal A_temp, B_temp, OP_temp : std_logic_vector (3 downto 0);
27
28
     begin
29
30 ⊕ process(clk)
31 begin
32 	☐ if rising edge(clk) then
33 ⊡
         if(dbnc(3) = '1') then
34
             A_temp <= (others => '0');
35 1
             B_temp <= (others => '0');
36
             OP_temp <= (others => '0');
37
        else
38
             if(dbnc(0) = '1') then B_temp <= sw; end if;
39 :
             if(dbnc(1) = '1') then A_temp <= sw; end if;
             if(dbnc(2) = '1') then OP_temp <= sw; end if;
41 (
         end if;
42 end if;
43 ← end process;
45 ⊝ ul: debouncer
46 ; port map ( bt => btn(0),
47 :
                clkd => clk,
48
                debounce => dbnc(0));
49
50 ⊕ u2: debouncer
   port map ( bt => btn(1),
52
                clkd => clk,
53 🖹
                debounce => dbnc(1));
54 !
55 □ u3: debouncer
56 port map ( bt => btn(2),
57
                clkd => clk,
58 🖹
                debounce => dbnc(2));
59 !
60 □ u4: debouncer
     port map ( bt => btn(3),
62 :
                clkd => clk,
63 🖨
                debounce => dbnc(3));
64
```

```
65 □ u5: my_alu
66 : port map ( A => A_temp,
67 : B => B_temp,
68 : Opcode => OP_temp,
69 □ F => led);
70 :
71 :
72 :
73 □ end Behavioral;
```

## Elaboration Schematic:



#### Synthesis Schematic:



#### Power and Utilization:



#### Constraint File:

```
set_property -dict { PACKAGE_PIN G15
set_property -dict { PACKAGE_PIN P15
set_property -dict { PACKAGE_PIN W13
                     set_property -dict { PACKAGE_PIN T16
11
12
13
                     ##Buttons
                   set_property -dict { PACKAGE_PIN R18
set_property -dict { PACKAGE_PIN P16
set_property -dict { PACKAGE_PIN V16
set_property -dict { PACKAGE_PIN V16
                                                                                                                                                                                                                                   IOSTANDARD LVCMOS33 } [get_ports { btn[0] }]; #IO_L20N_T3_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[1] }]; #IO_L24N_T3_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[2] }]; #IO_L18P_T2_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34 Sch=BTNO IOSTANDARD LVCMOS33 } [get_ports { btn[3] }] [get_ports { btn[3] 
14
15
17
18
19
20
                   set_property -dict { PACKAGE_PIN M14
set_property -dict { PACKAGE_PIN M15
set_property -dict { PACKAGE_PIN G14
set_property -dict { PACKAGE_PIN D18
                                                                                                                                                                                                                                  IOSTANDARD LVCMOS33 } [get_ports { led[0] }]; #IO_L23P_T3_35 Sch=LED0
IOSTANDARD LVCMOS33 } [get_ports { led[1] }]; #IO_L23N_T3_35 Sch=LED1
IOSTANDARD LVCMOS33 } [get_ports { led[2] }]; #IO_0_35=Sch=LED2
IOSTANDARD LVCMOS33 } [get_ports { led[3] }]; #IO_L3N_T0_DQS_ADIN_35 Sch=LED3
21
23
24
```

## Discussion:

### Observations:

Coming into the lab, I already knew how Full Adders worked from previous classes. However, it was interesting seeing how they could be implemented using VHDL. The main thing I learned from this lab is how to use many of the math functions in VHDL. The lab helped me understand what input and output signal types that the operations worked with. For example, knowing when to cast signal to unsigned in order to perform certain operations.

### Questions:

The main question this lab leaves is how to use the IP Integrator. When creating the 4-bit adder, I tried to experiment a little bit and use the IP integrator to assemble four 1-bit adders and compile code from the diagram. However, I could not get this design working in my testbench simulation so it would be cool to learn how to use this. I believe the IP integrator will help save a lot of time in the future.