
Lab 2 - The only time you Have to do math

Embedded Systems Lab Report 2 Anthony Lau March 7, 2019

Purpose:

In this lab we are going to look at a 4-bit ALU. The first function that we will look at and understand is the ripple carry adder, when can be made from multiple single bit full adders in a structural model in VHDL. Next we will create a 16 function 4-bit ALU behaviorally.

Pre-Lab:



1) Back to Digital Logic Design

Theory:


In this part of the lab we are making a 4-bit ripple carry adder from a 4 single bit full adders. We can construct the truth table for a single bit full adder to write the logic eequations for the sum and the carry out. Once we know the equations we can write the VHDL to model the full adder and instantiate it multiple times to create a ripple adder. The ripple adders carry in will be the carry out of the previous full adder.

Truth Table:


Α	В	Cin	S	Cout
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1

Schematic Diagram:

Full Adder



Ripple Adder



Design:

Full Adder

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5 entity full_adder is
6 Port (a, b, c_in: in std_logic;
7          sum, cout: out std_logic);
8 end full_adder;
9
10 architecture Behavioral of full_adder is
11
12 begin
13
14 sum <= a xor b xor c_in;
15 cout <= ((a xor b) and c_in) or (a and b);
16
17 end Behavioral;</pre>
```

Ripple Adder

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4 entity ripple_adder is
5    port(a, b: in std_logic_vector(3 downto 0);
```

```
c: in std logic;
            s: out std logic vector(3 downto 0);
            cout final: out std logic);
 9 end ripple adder;
11 architecture four bit of ripple adder is
12
13 component full adder is
14 Port (a, b, c in: in std logic;
             sum, cout: out std logic);
16 end component;
17
18 signal c1 : std logic;
19 signal c2 : std logic;
20 signal c3 : std_logic;
21
22 begin
23 fa0: full adder
24 port map(a => a(0),
25
          b => b(0),
26
          c in => c,
27
           sum => s(0),
28
           cout => c1);
29
30 fal: full adder
31 port map(a => a(1),
32
          b => b(1),
33
          c in => c1,
34
           sum => s(1),
35
           cout => c2);
36
37 fa2: full adder
38 port map(a => a(2),
       b => b(2),
40
           c in => c2,
          sum => s(2),
41
42
           cout => c3);
43
44 fa3: full_adder
45 \text{ port map} (a \Rightarrow a(3),
46
          b => b(3),
47
           c_{in} \Rightarrow c3,
48
           sum => s(3),
49
           cout => cout final);
50
51
52 end four_bit;
```

Test:

Testbench

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 use IEEE.NUMERIC STD.ALL;
 5 entity ripple adder tb is
 6 end ripple_adder_tb;
8 architecture testbench of ripple adder tb is
10
      signal tb a, tb b: std logic vector(3 downto 0);
      signal tb sum: std logic vector(3 downto 0);
11
12
      signal tb cout, tb c: std logic;
13
14
     component ripple adder is
15
          port(a, b: in std_logic_vector(3 downto 0);
16
              s: out std logic vector(3 downto 0);
17
               c: in std logic;
18
               cout final: out std logic);
19
      end component;
20
21 begin
22
23
      generate_inputs: process
24
      begin
25
         tb c <= '0';
         tb a <= "0000";
26
         tb b <= "0001";
27
28
          wait for 100 ns;
29
30
          tb c <= '0';
          tb a <= "0101";
31
          tb b <= "0011";
32
33
          wait for 100 ns;
34
35
         tb c <= '0';
36
         tb a <= "0010";
37
          tb b <= "1000";
38
          wait for 100 ns;
39
          tb c <= '0';
40
41
          tb a <= "1100";
42
          tb b <= "0001";
43
          wait for 100 ns;
44
45
46
          tb c <= '0';
          tb a <= "0110";
47
48
         tb b <= "0101";
49
          wait for 100 ns;
```

```
50
51
          tb_c <= '0';
           tb a <= "0111";
52
53
           tb b <= "1010";
54
           wait for 100 ns;
      end process generate_inputs;
55
56
57
      dut: ripple_adder
58
      port map(a => tb_a,
                c => tb_c,
59
60
                b \Rightarrow b
61
                s => tb sum,
62
                cout_final => tb_cout);
63
64 end testbench;
```

Simulation




2) Somebody did the work already

Theory:

In VHDL, many basic arithmetic and logical functions are already defined and synthesizable without us having to make our own hardware implementation. For this part we are going to take advantage of that t0 create a 4-bit 16 function ALU. The ALU will take 3 4-bit inputs A, B and opcode from the switches on the board and perform the operation based on the opcode. The result should be displayed on the leds.

Schematic Diagram:



Design:

Debounce

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 entity debounce is
 4 Port (clk, btn: in std logic;
         dbnc: out std logic);
 6 end debounce;
 8 architecture Behavioral of debounce is
10 signal counter: std logic vector(21 downto 0);
11 signal count set: std logic;
12 signal shift register: std logic vector(1 downto 0);
13
14 begin
15
      process(clk)
16
      begin
17
      count set <= shift register(1) xor shift register(0);</pre>
           if(rising edge(clk)) then
18
19
               shift register(0) <= btn;</pre>
20
               shift register(1) <= shift register(0);</pre>
                   if(count set = '1') then
21
22
                        counter <= (others => '0');
23
                   elsif(counter(21) = '0') then
```

```
24
                        counter <= std logic vector(unsigned(counter) + 1);</pre>
25
                    else
26
                        dbnc <= shift register(1);</pre>
27
                    end if;
28
           end if;
29
        end process;
30 end Behavioral;
                                    My_ALU
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3 use IEEE.STD_LOGIC_unsigned.ALL;
 4 use IEEE.NUMERIC STD.ALL;
 6 entity my alu is
 7 Port(clk, ld A, ld_B, ld_op, reset: in std_logic;
         A, B, opcode: in std logic vector(3 downto 0);
         alu out: out std logic vector(3 downto 0));
10 end my alu;
11
12 architecture Behavioral of my alu is
13
14 begin
15
      process(A, B, opcode, reset)
16
      begin
17
18
           case(opcode) is
19
           when "0000" => alu out <= A + B;
           when "0001" => alu out <= A - B;</pre>
20
           when "0010" => alu out <= A + 1;</pre>
21
22
           when "0011" => alu out <= A - 1;
           when "0100" => alu out <= 0 - A;</pre>
23
           when "0101" =>
24
25
               if(A > B) then
26
                    alu out <= "0001";
27
               else
28
                   alu out <= "0000";
29
               end if;
30
           when "0110" => alu out <= A(2 downto 0) & '0';</pre>
           when "0111" => alu out <= '0' & A(3 downto 1);</pre>
31
           when "1000" => alu_out <= A(3) & A(3 downto 1);</pre>
32
33
           when "1001" => alu out <= not A;</pre>
34
           when "1010" => alu out <= A and B;</pre>
35
           when "1011" => alu out <= A or B;</pre>
           when "1100" => alu out <= A xor B;
36
37
           when "1101" => alu out <= A xnor B;</pre>
38
           when "1110" => alu out <= A nand B;
39
           when "1111" => alu out <= A nor B;</pre>
40
           end case;
       end process;
42 end Behavioral;
```


ALU Tester

```
1 library IEEE;
 2 use IEEE.STD_LOGIC 1164.ALL;
 4 entity alu tester is
 5 Port (btn, sw: in std logic vector(3 downto 0);
       clk: std logic;
        led: out std logic vector(3 downto 0));
 8 end alu tester;
10 architecture Behavioral of alu tester is
12 -----Intermediate Signals-----
13 signal debounced: std logic vector(3 downto 0);
14 signal temp A, temp b, temp op, temp reset: std logic vector(3 downto 0);
16 -----ALU Component-----
17 component my_alu is
18 Port (clk, ld A, ld B, ld op, reset: in std logic;
       A, B, opcode: in std logic vector(3 downto 0);
       alu out: out std logic vector(3 downto 0));
21 end component;
23 ------Debounce Component-----
24 component debounce is
25 Port (clk, btn: in std logic;
26 dbnc: out std logic);
27 end component;
28
29 begin
30
         Process (clk)
31
32
         begin
33
                if(rising edge(clk)) then
34
                       if(debounced(3) = '1') then
35
                              temp a <= "0000";
36
                               temp b <= "0000";
37
                               temp op <= "0000";
38
                       elsif(debounced(0) = '1') then
39
                               temp b <= sw(3 downto 0);
40
                       elsif(debounced(1) = '1') then
41
                              temp a <= sw(3 downto 0);</pre>
42
                       elsif(debounced(2) = '1') then
43
                              temp op <= sw(3 downto 0);
44
                       end if;
45
                end if;
46
         end process;
47
49 Button Debounce0: debounce
50 port map(clk => clk,
     btn => btn(0),
```


```
52
            dbnc => debounced(0));
53
54 Button Debounce1: debounce
55 port map(clk => clk,
            btn => btn(1),
57
            dbnc => debounced(1));
58
59 Button Debounce2: debounce
60 port map(clk => clk,
            btn => btn(2),
62
            dbnc => debounced(2));
63
64 Button Debounce3: debounce
65 port map(clk => clk,
            btn => btn(3),
66
67
            dbnc => debounced(3));
68
69 ALU: my alu
70 port map(clk => clk,
71
            1d A => debounced(0),
72
            1d B \Rightarrow debounced(1),
73
            ld op => debounced(2),
74
            reset => debounced(3),
75
            A(3 \text{ downto } 0) => \text{temp } A(3 \text{ downto } 0),
76
            B(3 \text{ downto } 0) => Temp B(3 \text{ downto } 0),
77
            opcode(3 downto 0) => Temp op(3 downto 0),
78
            alu out(3 downto 0) => led(3 downto 0));
79 end Behavioral;
```

Implementation

Elaboration Schematic



Synthesis Schematic



Project Summary

Resource	Utilization	Available	Utilization %
LUT	40	17600	0.23
FF	112	35200	0.32
10	13	100	13.00
BUFG	1	32	3.13

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.098 W

Design Power Budget: Not Specified


Power Budget Margin: N/A
Junction Temperature: 26.1°C

Thermal Margin: $58.9^{\circ}\text{C (5.0 W)}$ Effective θJA : 11.5°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity



XDC File

```
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used signals according to the project
##Clock signal
set_property -dict { PACKAGE_PIN L16 | IOSTANDARD LVCMOS33 } [get_ports { clk }];
#IO_L11P_T1_SRCC_35 Sch=sysclk
create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports { clk }];
##Switches
set_property -dict { PACKAGE_PIN G15 | IOSTANDARD LVCMOS33 } [get_ports { sw[0] }];
#IO L19N T3 VREF 35 Sch=SW0
set_property -dict { PACKAGE_PIN P15 | IOSTANDARD LVCMOS33 } [get_ports { sw[1] }]; #IO_L24P_T3_34
Sch=SW1
set_property -dict { PACKAGE_PIN W13 | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO_L4N_T0_34
Sch=SW2
set property -dict { PACKAGE PIN T16 | IOSTANDARD LVCMOS33 } [get ports { sw[3] }];
#IO L9P T1 DQS 34 Sch=SW3
##Buttons
set property -dict { PACKAGE PIN R18 IOSTANDARD LVCMOS33 } [get ports { btn[0] }]; #IO L20N T3 34
set_property -dict { PACKAGE_PIN P16 IOSTANDARD LVCMOS33 } [get_ports { btn[1] }]; #IO_L24N_T3_34
Sch=BTN1
set property -dict { PACKAGE PIN V16 | IOSTANDARD LVCMOS33 } [get ports { btn[2] }]; #IO L18P T2 34
Sch=BTN2
set_property -dict { PACKAGE_PIN Y16 | IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L7P_T1_34
Sch=BTN3
##LEDs
set_property -dict { PACKAGE_PIN M14 | IOSTANDARD LVCMOS33 } [get_ports { led[0] }]; #IO_L23P_T3_35
Sch=LED0
set property -dict { PACKAGE PIN M15 | IOSTANDARD LVCMOS33 } [get ports { led[1] }];
#IO_L23N_T3_35 Sch=LED1
set_property -dict { PACKAGE_PIN G14 | IOSTANDARD LVCMOS33 } [get_ports { led[2] }];
#IO_0_35=Sch=LED2
set property -dict { PACKAGE PIN D18 | IOSTANDARD LVCMOS33 } [get ports { led[3] }];
#IO L3N TO DQS AD1N 35 Sch=LED3
```

In my XDC file I uncommented all the buttons, switches, and leds. I had to rename the port names with the outputs that I have in my VHDL code.

Discussion:

Overall, this lab was not too difficult to figure out. What I learned was that the std_logic_unsigned library made it easier to deal with any logic type conversions and allowed me to perform operations directly on the inputs. When there is a negative input, the result shows the two's compliment of the negative value. The concepts that I completely understand is how a ripple adder can be made of multiple full adders, and how to implement a 16 function ALU.