

Course Name: Embedded Systems Design

Course Number: 14:332:493:03

Assignment: Lab 3 - Where No Clock Has Gone Before

Instructor: Southard

Date Submitted: 3/28/19


Submitted By: Fareen Pourmoussavian 165-00-7750

Electrical and Computer Engineering Department
School of Engineering
Rutgers University, Piscataway, NJ 08854

Contents

Prelab	1
1 Purpose	2
2 Lab Assignment 1: We Can Rebuild Him	3
2.1 Theory of Operation	2
2.2 Design	3
2.3 Test	4
2.4 Implementation	7
3 Lab Assignment 2: We have the technology	10
3.1 Theory of Operation	10
3.2 Design	11 16

Prelab



1 Purpose

In this lab, we are introduced to the concept of a Finite State Machine (FSM) and we will use the FSM to create a common sequential design, a Universal Asynchronous Receiver Transmitter (UART). By using an FSM to control the behavior of a circuit in a certain sequence, we will be able to produce output that can be read by a computer and displayed in a terminal emulator.

2 Lab Assignment 1: We Can Rebuild Him

2.1 Theory of Operation

For data transmission, instead of sending multiple bits at once, one bit is sent at a time. This allows us to avoid using thousands of high frequency operating wires which suffer from a large amount of cross-talk and enables us to operate at higher transmission speeds. We do this by utilizing a UART and only have one wire for transmitting and one wire for receiving. To ensure things are sent and received in a consistent manner, the clock frequency must be the same for both wires. Therefore, it is asynchronous because both ends are operating on different clock domains.

For the UART, While the line is held high, no data is being transferred and the line is in an idle state. Once the line is low, that signifies the start of the data transmission. For the next data bits, clock cycles, we sample the line and store the char into a shift register (LSB is transmitted first). After data bits cycles, an optional parity bit is sent (usually XOR of the data bits). Finally, stop bits of logic high are sent to signify the end of the transmission.

2.2 Design

UART_tx

```
1
      Library IEEE;
 2
      use ieee.std_logic_1164.all,ieee.numeric_std.all;
 4 ⊝ entity uart_tx is
      port(clk,en,send,rst :in std_logic;
 6
            char :in std_logic_vector(7 downto 0);
 7
            ready,tx :out std_logic);
 8 end uart_tx;
 9
10 

architecture uart_test of uart_tx is 11; type state_type is (IDLE,START,D);
      signal P : state_type :=IDLE;
signal creg : std_logic_vector(7 downto 0);
13
      signal count : std_logic_vector(2 downto 0);
15
      begin
16 🖨
          sync: process(clk)
17
          begin
18 🗇
          if(rising edge(clk)) then
               if(rst='l') then
19 ⊡
20
                   P<=IDLE;
21
                   tx<='1';
22
                   creg<="00000000";
23
                   count<="000";
24
                    ready<='1';
25
               elsif(en='1') then
26 □
               case P is
27 🗇
                   When IDLE =>
28 🗇
                       if(send='1') then
29
                             tx<='0';
                             ready<='0';
30
31
                             cred<=char;
32
                            P<=start;
33
                       else
34
                        ready<='1';
35
                        tx<='1';
36 白
37 与
                      end if;
                   when START =>
                       count<="000";
38
39
                       tx<=creg(0);
40
                       creg<='0' & creg(7 downto 1);
41 (a)
42 (b)
                       P<=Ď;
                   when D=>
43 🖨
                       if (unsigned(count)<7) then
44
                             tx<=creg(0);
45
                                count<=std_logic_vector(unsigned(count)+1);</pre>
46
                            P<=D:
47
                            creg<='0' & creg(7 downto 1);
48
                       else
49
                             tx<='1';
                            P<=IDLE;
50
51 🖒
                       end if;
52 ¦
53 ⊝
52
           when others=>
54 🗀
                   P<=IDLE;
55 🗇
          end case;
56
57
58
58
分
          end if;
          end if;
          end process sync;
60 ;
61 ;
```

2.3 Test


2.3.1 Test Bench Code, UART

```
7 library IEEE;
8  use IEEE.std logic 1164.all;
9 use ieee.numeric std.all;
10
11 \ominus entity uart_tb is
12 \(\hat{\text{c}}\) end uart tb;
13
14 parchitecture tb of uart_tb is
16 🖯
        component uart port (
17
         clk, en, send, rx, rst : in std_logic;
         charSend : in std_logic_vector(7 downto 0);
ready, tx, newChar : out std_logic;
charRec : out std_logic_vector(7 downto 0)
19
20
         charRec
21
        );
22 🗀
         end component;
23
         type str is array (0 to 4) of std logic vector(7 downto 0);
25
         signal word : str := (x"48", x"65", x"6C", x"6C", x"6F");
26
        signal rst : std logic := '0';
28
        signal clk, en, send, rx, ready, tx, newChar : std logic := '0';
29
        signal charSend, charRec : std_logic_vector(7 downto 0) := (others => '0');
30
31
     begin
32
         -- the sender UART
33
34 ⊖
        dut: uart port map(
35
          clk => clk,
            en => en,
36
            send => send,
rx => tx,
37
38
39
            rst => rst,
40
            charSend => charSend,
41
            ready => ready,
42
            tx => tx,
43
             newChar => newChar,
44 🖨
             charRec => charRec);
45
47
        -- clock process @125 MHz
48 □
       process begin
         clk <= '0';
49
50
             wait for 4 ns;
51
             clk <= '1';
             wait for 4 ns;
53 🖨
         end process;
54 ;
          -- en process @ 125 MHz / 1085 = ~115200 Hz
56 🖨
         process begin
          en <= '0';
57
            wait for 8680 ns;
            en <= '1';
```

```
60
      wait for 8 ns;
61 🗇
       end process;
62
63 !
       -- signal stimulation process
64 🖯
       process begin
65
66 :
           rst <= '1';
67
          wait for 100 ns;
           rst <= '0';
68 :
69
           wait for 100 ns;
70
71 🖯
           for index in 0 to 4 loop
72
              wait until ready = '1' and en = '1';
73
              charSend <= word(index);</pre>
              send <= '1';
74
75 :
              wait for 200 ns;
76
              charSend <= (others => '0');
77
               send <= '0';
78 :
              wait until ready = '1' and en = '1' and newChar = '1';
79 i
80 🖯
              if charRec /= word(index) then
81
                   report "Send/Receive MISMATCH at time: " & time'image(now) &
82
                   lf & "expected: " &
83
                   integer'image(to_integer(unsigned(word(index)))) &
84
                   lf & "received: " & integer'image(to_integer(unsigned(charRec)))
85
                   severity ERROR;
86 🖨
              end if;
87 ;
88 🖒
           end loop;
89 :
90
          wait for 1000 ns;
91
          report "End of testbench" severity FAILURE;
92
93 🖨
       end process;
94
95 end tb;
96 ;
```


2.3.2 Simulation Results, UART

Ran for 5ms(exits early)




2.4 Implementation


2.4.1 Elaboration Schematic



2.4.2 Synthesis Schematic



2.4.3 Project Summary



2.4.4 Constraints

2.4.4 Constraints File

The 'clk' line of the document had to be uncommented. This was so that Vivado was able to extract pin information from the file. The rest of the lines were deleted, since they weren't needed.

```
## This file is a general .xdc for the ZYBO Rev B board

## To use it in a project:

## - uncomment the lines corresponding to used pins

## - rename the used signals according to the project

##Clock signal

set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L11P_T1_SRCC_35 Sch=sysclk

create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports { clk }];
```

3 Lab Assignment 2: We have the technology

3.1 Theory of Operation

In order to use the UART and talk to the computer, we need to drive some output through it by sending bytes. In order to do so, an FSM will be created which will drive the ASCII codes for my NetID along with a control signal to the UART. To have our UART work with the zybo board, we will need to use a USB UART pmod.

3.2 Design

3.2.1

Clk_div

```
1 ! library ieee;
 2 | use ieee.std logic 1164.all, ieee.numeric std.all;
4 - entity clk_div is
5  port(clk :in std logic;
        div :out std logic);
7 	end clk div;
9 - architecture clk of clk_div is
signal counter : std logic vector (25 downto 0) := (others => '0');
11 | begin
12 🖯
       process(clk)
13
        begin
14 ⊖
           if (rising edge(clk)) then
15 🖨
                if (unsigned (counter) < 1085) then
                     counter <= std logic vector(unsigned(counter)+1);</pre>
17
                    div <= '1';
18 ;
                else
19
                    counter <= (others => '0');
20
                    div <= '0';
21 (-)
                end if;
22 🖨
                 if (unsigned(counter) = 543) then
23
                     div <= '1';
24
25 :
                  else
26
                    div <= '0';
27 !
28 🖨
                   end if;
29 i
30 🗀
         end if;
31 🖨
        end process;
32 @ end clk;
```

Debouncer

```
1 library IEEE;
 2 | use ieee.std logic 1164.all, ieee.numeric std.all;
 4 - entity debounce is
 5 | port (clk : in std logic;
          btn : in std logic;
 7 :
           dbnc : out std logic);
 8  end debounce;
10 architecture deb of debounce is
11 ; signal counter : std logic vector(22 downto 0);
12     signal btn_reg : std logic vector(1 downto 0);
13 | begin
14
15 🖨
        process(clk)
16
        begin
17 🖯
         if(rising_edge(clk)) then
18 ;
                btn_reg(0) <= btn; --bit 0 gets 1
19
                btn_reg(1) <= btn_reg(0); --update bit 1 with bit 0 value
20 🗇
                 if(btn_reg(1)='1') then --if bit 1 is a 1 increment counter
21 🖯
                    if (unsigned (counter) < 2500000) then
22
                       counter<=std_logic_vector(unsigned(counter)+1);
23 :
                         dbnc<='0';
24
                    else
25 !
                         dbnc<='1';
26 🖨
                    end if;
27
                 else--btn(1)==0
28
                    counter<=(others=>'0');
29
                     dbnc<='0';
30 🗀
                 end if;
31 🖨
            end if; --end if button pressed or not
32 🗀
        end process;
33 end deb;
```

Sender

```
Q | 🛗 | ← | → | 🔏 | 🖺 | 🛅 | 🗙 | // | 🖩 | ♀ |
     library ieee;
 2
     use ieee.std_logic_ll64.all, ieee.numeric_std.all;
 3
 4 ⊖ entity sender is
     port(btn,clk,en,rdy,rst : in std_logic;
          char : out std_logic_vector(7 downto 0);
 6
 7
          send : out std_logic);
 8 end sender;
 9
10 

architecture send_test of sender is
     type state_type is (IDLE,busyA,busyB,busyC);
11
12 ;
     signal N : state_type;
     signal P: state_type :=IDLE; --initialized to IDLE
13 :
     signal i : std_logic_vector(2 downto 0); --counts up to 5 cause FP183 is 5 characters
     type id is array(0 to 4) of std_logic_vector(7 downto 0);
15
16
     signal NETID : id := (X"66", X"70", X"31", X"38", X"33");
17
18
19 ⊝
          sync: process(clk,en)
20
         begin
21 🗇
             if(rising edge(clk) and en='l') then
22 뒂
                  if(rst='l') then
23
                      P<=IDLE;
24
                      i<="000";
25
                      char<="00000000":
26
                      send<='0';
27 🖨
                   end if;
28 🗇
                   case P is
29 Ď
                     when IDLE=>
30 ⊕
                          if(rdy='1' and btn='1' and unsigned(i)<5) then
31
                             send<='1';
32
                             char<=NETID(to integer(unsigned(i)));</pre>
33
                             i<=std logic vector(unsigned(i)+1);</pre>
34
                             P<=busyA;
35
                          elsif(rdy='1' and btn='1' and unsigned(i)=5) then
36
                              i<="000";
37
                              P<=IDLE;
38 🖨
                          end if;
39 Ė
                      When busyA=>
40 🗀
                          P<=busyB;
41 🖯
                      When busyB=>
42
                          send<='0';
43 🖨
                          P<=busyC;
44 🖱
                      When busyC=>
45 🖨
                         if(rdy='1' and btn='0') then
                              P<=IDLE:
46
47 🗀
                          end if;
48 😑
                 end case;
49 🖨
              end if;
50 🖨
         end process sync;
51 🖨
         end send_test;
52
```

Top_level


```
library ieee;
 2 | use ieee.std logic 1164.all, ieee.numeric std.all;
 4 - entity top_lev is
5 port(TXD,clk: in std logic;
btn : in std_logic_vector(1 downto 0);
RXD,RTS,CTS : out std_logic);
8 \(\hat{\rightarrow}\) end top_lev;
9
10 
architecture top_lev_crt of top_lev is
11 - component clk_div
port(clk:in std_logic;
div:out std_logic)
      div :out std logic);
14 @ end component;
15
16 - component debounce
port(clk : in std_logic;
    btn : in std_logic;
18 !
19
            dbnc : out std logic);
20 end component;
22 🖯 component sender
23
    port(btn,clk,en,rdy,rst : in std logic;
char : out std_logic_vector(7 downto 0);
send : out std_logic);
26 end component;
27
28 🖯 component UART
29 port(
30 clk, en, send, rx, rst : in std_logic;
       charSend
                                  : in std logic vector (7 downto 0);
       ready, tx, newChar : out std_logic;
32 !
33
       charRec
                                   : out std logic vector (7 downto 0));
34 \(\hat{\text{-}}\) end component;
35
36 | signal dbout1, dbout2, clk out, red out, send out : std logic;
37 | signal char_out : std_logic_vector(7 downto 0);
38
39
   begin
40
41 - dbnc1 : debounce
42 port map(clk=>clk,
43 :
         btn=>btn(0),
44 (-)
                 dbnc=>dbout1);
45
46 dbnc2 : debounce
47 port map(clk=>clk,
      btn=>btn(1),
48
49 🗇
                  dbnc=>dbout2);
50 clk divider : clk div
51 port map(clk=>clk,
52 🖨
         div=>clk_out);
```

```
OZ [ OUL);
53
54 - send : sender
55 port map(btn=>dbout2,
56
57
58
      clk=>clk,
en=>clk_out,
rdy=>red_out,
59
             rst=>dbout1,
          char=>char_out,
send=>send_out);
60 :
61 🗀
62 🗇 uart_blk : UART
63 | port map(charSend=>char_out,
64
          clk=>clk,
en=>clk_out,
rst=>dboutl,
65
66
             rx=>TXD,
68
             send=>send out,
69 | ready=>red_out,
70 \( \text{tx}=>RXD);
71 cts<='0';rts<='0'; --not sure what to set them to
72 end top_lev_crt;
73
```


3.3 Implementation

Elaboration Schematic


3.3.1 Sender



3.3.1 Top Level



3.3.2 Synthesis Schematic




3.3.3 Project Summary



derived from constraints files, simulation files or vectorless analysis. Total On-Chip Power: 0.095 W **Design Power Budget:** Not Specified Power Budget Margin: N/A Junction Temperature: 26.1°C Thermal Margin: 58.9°C (5.0 W) Effective θJA: 11.5°C/W Power supplied to off-chip devices: 0 W Confidence level:

Launch Power Constraint Advisor to find and fix

Power analysis from Implemented netlist. Activity



3.3.4 Constraints File

invalid switching activity

I had to uncomment the clk, btn[1] and btn[0] as well as the first 4 JB pins and rename those parameters to the ones that correspond to the ones listed in the lab 3 manual