
Lab 3 – Where no clock has gone before

Embedded Systems Lab Report 2 Anthony Lau March 7, 2019

Table of Contents

PreLab:	3
Purpose:	4
We can rebuild him	4
Theory:	4
Design:	5
Test:	11
We have the technology	13
Theory:	13
Schematic:	14
Design:	14
Implementation:	19
Dicussion	

PreLab:



Purpose:


The purpose of this lab is to learn about serial communication which is very popular for data transmission. The lab calls for us to create an FSM design of the RS232 universal asynchronous receiver transmitter. It only uses two wires, one to send and one to receive. In order for both to work, the baud rate of both have to be the same

We can rebuild him Theory:

RS232 is a serial communication protocol that defines how data is transmitted or received. When a signal is idle, the line is held high and begins to transmit data one the line goes low. The line of bits that are being transmitted are shifted down by LSB first. In this part we are to create the transmit FSM with 0

parity bit and 1 stop bit in order to send 8 bits of data. The tx and given rx files are combines to a whole uart to test data transmission

Schematic:



Design:

Transmitter:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity uart tx is
port (
clk , en , send , rst : in std logic ;
char : in std_logic_vector (7 downto 0) ;
ready , tx : out std logic
) ;
end uart tx ;
architecture Behavioral of uart tx is
type state is (idle, start, data);
signal currentState: state := idle;
```

```
signal data input: std logic vector(7 downto 0);
signal counter: integer := 0;
begin
process(clk)
    begin
    if(rising edge(clk)) then
         if(rst = '1') then
             currentstate <= idle;</pre>
             data input <= (others => '0');
             counter <= 0;</pre>
             ready <= '1';
             tx <= '1';
         elsif(en = '1') then
             case currentState is
                  when idle =>
                           if(send = '1') then
                               data input <= char;</pre>
                               tx <= '0';
                               ready <= '0';
                                currentstate <= start;</pre>
                           else
                           ready <= '1';
                           tx <= '1';
                           end if;
                  when start =>
                       tx <= data input(0);</pre>
                       data input <= '0' & data_input(7 downto 1);</pre>
                       counter <= 0;</pre>
                       currentstate <= data;</pre>
                  when data =>
                       if(counter < 7) then</pre>
                           tx <= data input(0);</pre>
                           counter <= counter + 1;</pre>
                           currentstate <= data;</pre>
                           data input <= '0' & data input(7 downto 1);</pre>
                       else
                           tx <= '1';
                           currentState <= idle;</pre>
                       end if;
                  when others =>
                      currentstate <= idle;</pre>
                  end case;
         end if;
    end if;
end process;
end Behavioral;
```

Receiver:

```
-- written by Gregory Leonberg
-- fall 2017
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity uart rx is
    port (
    clk, en, rx, rst : in std_logic;
                      : out std logic;
    newChar
    char
                      : out std logic vector (7 downto 0)
);
end uart rx;
architecture fsm of uart rx is
    -- state type enumeration and state variable
    type state is (idle, start, data);
    signal curr : state := idle;
    -- shift register to read data in
    signal d : std_logic_vector (7 downto 0) := (others => '0');
    -- counter for data state
    signal count : std_logic vector(2 downto 0) := (others => '0');
    -- double flop rx plus 2 extra samples to take majority vote of 3
    -- majority vote of samples helps mitigate noise on line
    signal inshift : std logic vector(3 downto 0) := (others => '0');
    signal maj : std logic := '0';
begin
    -- double flop input to fix potential metastability
    -- plus 2 extra samples to take majority vote of 3 inputs (oversampling)
    -- majority vote of samples helps mitigate noise on line
    process(clk) begin
        if rising edge(clk) then
            inshift <= inshift(2 downto 0) & rx;</pre>
        end if;
    end process;
    -- majority vote of 3 samples (oversampling)
    -- majority vote of samples helps mitigate noise on line
    process(inshift)
    begin
```

```
if (inshift(3) = '1' and inshift(2) = '1' and inshift(1) = '1') or
       (inshift(3) = '1' and inshift(2) = '1') or
       (inshift(2) = '1' and inshift(1) = '1') or
       (inshift(3) = '1' and inshift(1) = '1') then
            maj <= '1';
    else
        maj <= '0';
    end if;
end process;
-- FSM process (single process implementation)
process(clk) begin
if rising edge(clk) then
    -- resets the state machine and its outputs
    if rst = '1' then
        curr <= idle;
        d <= (others => '0');
        count <= (others => '0');
        newChar <= '0';</pre>
    -- usual operation
    elsif en = '1' then
        case curr is
             when idle =>
                 newChar <= '0';</pre>
                 if maj = '0' then
                     curr <= start;</pre>
                 end if;
             when start =>
                 d <= maj & d(7 downto 1);</pre>
                 count <= (others => '0');
                 curr <= data;
             when data =>
                 if unsigned(count) < 7 then</pre>
                     d <= maj & d(7 downto 1);</pre>
                     count <= std logic vector(unsigned(count) + 1);</pre>
                 elsif maj <= '1' then</pre>
                     curr <= idle;</pre>
                     newChar <= '1';</pre>
                     char <= d;
                 else
                     curr <= idle;
                 end if;
             when others =>
                 curr <= idle;
        end case;
```

```
end if;
    end if;
    end process;
end fsm;
                                       Uart:
library ieee;
use ieee.std_logic_1164.all;
entity uart is
   port (
    clk, en, send, rx, rst
                           : in std logic;
    charSend
                               : in std logic vector (7 downto 0);
    ready, tx, newChar
                               : out std logic;
                                : out std logic vector (7 downto 0)
    charRec
);
end uart;
architecture structural of uart is
    component uart_tx port
       clk, en, send, rst : in std logic;
                            : in std logic vector (7 downto 0);
       char
       ready, tx
                            : out std_logic
    );
    end component;
    component uart_rx port
       clk, en, rx, rst : in std logic;
       newChar
                            : out std logic;
       char
                           : out std logic vector (7 downto 0)
    );
    end component;
begin
    r x: uart rx port map(
       clk => clk,
       en => en,
       rx => rx,
       rst => rst,
        newChar => newChar,
       char => charRec);
    t x: uart tx port map(
       clk => clk,
```

```
en => en,
        send => send,
        rst => rst,
        char => charSend,
        ready => ready,
        tx => tx);
end structural;
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
use IEEE.std_logic_arith.all;
entity sender is
port (clk, clk_en, rst, ready, btn: in std_logic;
      char: out std logic vector(7 downto 0);
      send: out std logic);
end sender;
architecture behavioral of sender is
type str is array(0 to 4) of std logic_vector(7 downto 0);
signal word: str := (x"61", x"6C", x"37", x"35", x"31");
signal i: integer := 0;
signal final : std_logic_vector(7 downto 0);
type state is (idle, BusyA, BusyB, BusyC);
signal send state : state := idle;
begin
    process(clk)
    begin
        if(clk en = '1') then
            if(rising edge(clk)) then
                 if(rst = '1') then
                     i <= 0;
                     char <= (others => '0');
                     send state <= idle;</pre>
                 else
                     case send state is
                     when idle =>
                         if (ready = '1' and btn = '1') then
                             if(i < 6) then
                                 send <= '1';
                                 char <= word(i);</pre>
                                 send state <= BusyA;</pre>
                                 i <= i + 1;
                             else
                                 i <= 0;
                                 send state <= idle;</pre>
                             end if;
```

```
end if;
                   when BusyA =>
                       send state <= BusyB;</pre>
                   when BusyB =>
                      send <= '0';
                       send state <= BusyC;</pre>
                   when busyC =>
                       if(ready = '1' and btn = '0') then
                          send state <= idle;</pre>
                       else
                          send state <= BusyC;</pre>
                       end if;
                   end case;
               end if;
           end if;
       end if;
    end process;
end behavioral;
Test:
-- written by Gregory Leonberg
-- fall 2017
library IEEE;
use IEEE.std logic 1164.all;
use ieee.numeric_std.all;
entity uart tb is
end uart_tb;
architecture tb of uart_tb is
    component uart port (
    clk, en, send, rx, rst : in std_logic;
   : out std logic vector(7 downto 0)
    charRec
    );
    end component;
    type str is array (0 to 4) of std logic vector(7 downto 0);
    signal word : str := (x"48", x"65", x"6C", x"6C", x"6F");
    signal rst : std logic := '0';
    signal clk, en, send, rx, ready, tx, newChar : std logic := '0';
```

```
signal charSend, charRec : std logic vector(7 downto 0) := (others =>
'0');
begin
    -- the sender UART
    dut: uart port map(
        clk => clk,
        en => en,
        send => send,
        rx => tx
        rst => rst,
        charSend => charSend,
        ready => ready,
        tx => tx,
        newChar => newChar,
        charRec => charRec);
    -- clock process @125 MHz
    process begin
        clk <= '0';
        wait for 4 ns;
        clk <= '1';
        wait for 4 ns;
    end process;
    -- en process @ 125 MHz / 1085 = ~115200 Hz
    process begin
        en <= '0';
        wait for 8680 ns;
        en <= '1';
        wait for 8 ns;
    end process;
    -- signal stimulation process
    process begin
        rst <= '1';
        wait for 100 ns;
        rst <= '0';
        wait for 100 ns;
        for index in 0 to 4 loop
            wait until ready = '1' and en = '1';
            charSend <= word(index);</pre>
            send <= '1';
            wait for 200 ns;
            charSend <= (others => '0');
            send <= '0';
            wait until ready = '1' and en = '1' and newChar = '1';
            if charRec /= word(index) then
```




We have the technology

Theory:

The aim of this part of the lab was to actually test out transmitting data to a computer. We sent out netids in ascii through a sender FSM each character of the netid is represented by 8 bits.

Schematic:



Design:

Sender:

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity sender is
port (clk, clk en, rst, ready, btn: in std logic;
      char: out std logic vector(7 downto 0);
      send: out std logic);
end sender;
architecture behavioral of sender is
type str is array(0 to 4) of std logic vector(7 downto 0);
signal word: str := (x''61'', x''6C''', x''37'', x''35'', x''31'');
signal i: std logic vector(2 downto 0);
signal final : std logic vector(7 downto 0);
type state is (idle, BusyA, BusyB, BusyC);
signal send state : state := idle;
begin
    process(clk)
    begin
        if(rising edge(clk)) then
            if(rst = '1') then
                I <= (others => '0');
                char <= (others => '0');
                send state <= idle;</pre>
```

```
if(clk en = '1') then
                     case send state is
                     when idle =>
                          if (ready = '1' and btn = '1') then
                              if(unsigned(i) < 5) then</pre>
                                   send <= '1';
                                   char <= word(to integer(unsigned(i)));</pre>
                                   I <= std_logic_vector(unsigned(i) + 1);</pre>
                                   send state <= BusyA;</pre>
                              else
                                   I <= (others => '0');
                                  send state <= idle;</pre>
                              end if;
                          end if;
                     when BusyA =>
                          send state <= BusyB;</pre>
                     when BusyB =>
                          send <= '0';
                          send state <= BusyC;</pre>
                     when busyC =>
                          if(ready = '1' and btn = '0') then
                              send state <= idle;</pre>
                          else
                              send state <= BusyC;</pre>
                          end if;
                     end case;
                 end if;
             end if;
        end if;
    end process;
end behavioral;
                                    Clock Divider:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric_std.all;
entity clock div is
 port (
 clk : in std logic;
 div : out std logic
 );
 end clock_div;
 architecture cnt1 of clock div is
 signal count : std logic vector (15 downto 0) := (others => '0');
```

begin

```
--div <= enable;
 process(clk)
 begin
    if rising edge(clk) then
        if (unsigned(count) < 1085) then</pre>
            count <= std logic vector( unsigned(count) + 1 );</pre>
             div <= '1';
        else
            count <= (others => '0');
            div <= '0';
        end if;
            if(unsigned(count) = 543) then
                div <= '1';
            else
                div <= '0';
            end if;
    end if;
end process;
end cnt1;
                                     Debounce:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. Vcomponents.all;
entity debounce is
Port (clk, btn: in std logic;
      dbnc: out std logic);
end debounce;
architecture Behavioral of debounce is
signal counter: std logic vector(21 downto 0);
signal count set: std logic;
signal shift register: std logic vector(1 downto 0);
begin
    process (clk)
    begin
    count set <= shift register(1) xor shift register(0);</pre>
```

```
if(rising edge(clk)) then
            shift register(0) <= btn;</pre>
            shift register(1) <= shift register(0);</pre>
                if(count set = '1') then
                    counter <= (others => '0');
                elsif(counter(21) = '0') then
                    counter <= std logic vector(unsigned(counter) + 1);</pre>
                    dbnc <= shift register(1);</pre>
               end if;
        end if;
     end process;
end Behavioral;
                            Final Top Level Design
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. Vcomponents.all;
entity finalTopLevel is
Port (clk: in std_logic;
     btn: in std logic vector(1 downto 0);
     TXD: in std logic;
     RXD: out std logic;
      CTS, RTS: out std logic);
end finalTopLevel;
architecture Behavioral of finalTopLevel is
signal output : std logic vector(2 downto 0);
signal new character: std logic vector(7 downto 0);
signal new send: std logic;
signal new ready: std logic;
signal new tx: std logic;
-----UART Component-----
component uart is
   port (
    clk, en, send, rx, rst : in std_logic;
   charSend
                               : in std logic vector (7 downto 0);
   ready, tx, newChar : out std_logic;
    charRec
                               : out std logic vector (7 downto 0)
end component;
```


```
-----Debounce component-----
component debounce is
Port (clk, btn: in std logic;
     dbnc: out std logic);
end component;
-----Clock Divider Component-----
component clock div is
Port (clk: in std logic;
     div: out std logic);
end component;
component sender is
port (clk, clk en, rst, ready, btn: in std logic;
     char: out std logic vector(7 downto 0);
     send: out std logic);
end component;
begin
CTS <= '0';
RTS <= '0';
   u1: debounce
   port map(clk => clk,
           btn => btn(0),
            dbnc => output(0));
   u2: debounce
   port map(clk => clk,
           btn => btn(1),
            dbnc => output(1));
   u3: clock div
   port map(clk => clk,
            div => output(2));
   u4: sender
   port map(btn => output(1),
            clk => clk,
            clk en => output(2),
           ready => new ready,
            rst => output(0),
            char(7 downto 0) => new character(7 downto 0),
            send => new_send);
   u5: uart
   port map(charSend => new character,
           clk => clk,
            en \Rightarrow output(2),
            rst => output(0),
            rx => TXD_{\prime}
            send => new send,
```

```
ready => new_ready,
tx => RXD);
```


end Behavioral;

Implementation:

Elaboration Schematic



Synthesis Schematic



Project Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.096 W

Design Power Budget: Not Specified

Power Budget Margin: N/A Junction Temperature: 26.1°C


Thermal Margin: 58.9°C (5.0 W)


Effective θJA: 11.5°C/W

Power supplied to off-chip devices: 0 W Confidence level: Medium

Launch Power Constraint Advisor to find and fix

invalid switching activity





XDC

This file is a general .xdc for the ZYBO Rev B board

To use it in a project:

- uncomment the lines corresponding to used pins

- rename the used signals according to the project

##Clock signal

set_property -dict { PACKAGE_PIN L16 | IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO L11P T1 SRCC 35 Sch=sysclk

create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports { clk }];

##Switches

#set_property -dict { PACKAGE_PIN G15 | IOSTANDARD LVCMOS33 } [get_ports { sw[0] }]; #IO_L19N_T3_VREF_35 Sch=SW0

#set_property -dict { PACKAGE_PIN P15 | IOSTANDARD LVCMOS33 } [get_ports { sw[1] }]: #IO L24P T3 34 Sch=SW1

#set_property -dict { PACKAGE_PIN W13 | IOSTANDARD LVCMOS33 } [get_ports { sw[2] }]; #IO L4N T0 34 Sch=SW2

#set_property -dict { PACKAGE_PIN_T16 | IOSTANDARD LVCMOS33 } [get_ports { sw[3] }]; #IO_L9P_T1_DQS_34 Sch=SW3

```
##Buttons
set_property -dict { PACKAGE_PIN R18 | IOSTANDARD LVCMOS33 } [get_ports {
btn[0] }]; #IO_L20N_T3_34 Sch=BTN0
set_property -dict { PACKAGE_PIN P16 | IOSTANDARD LVCMOS33 } [get_ports {
btn[1] }]; #IO L24N T3 34 Sch=BTN1
#set_property -dict { PACKAGE_PIN V16 | IOSTANDARD LVCMOS33 } [get_ports {
btn[2] }]; #IO_L18P_T2_34 Sch=BTN2
#set_property -dict { PACKAGE_PIN Y16 | IOSTANDARD LVCMOS33 } [get_ports {
btn[3] }]; #IO_L7P_T1_34 Sch=BTN3
##LEDs
#set_property -dict { PACKAGE_PIN_M14_IOSTANDARD_LVCMOS33 } [get_ports {
led[0] }]; #IO L23P T3 35 Sch=LED0
#set_property -dict { PACKAGE_PIN M15 | IOSTANDARD LVCMOS33 } [get_ports {
led[1] }]; #IO L23N T3 35 Sch=LED1
#set_property -dict { PACKAGE_PIN G14 | IOSTANDARD LVCMOS33 } [get_ports {
led[2] }]; #IO 0 35=Sch=LED2
#set_property -dict { PACKAGE_PIN D18 | IOSTANDARD LVCMOS33 } [get_ports {
led[3] }]: #IO L3N T0 DQS AD1N 35 Sch=LED3
##I2S Audio Codec
#set_property -dict { PACKAGE_PIN_K18_IOSTANDARD_LVCMOS33 } [get_ports
ac_bclk]; #IO_L12N_T1_MRCC_35 Sch=AC_BCLK
#set_property -dict { PACKAGE_PIN T19 | IOSTANDARD LVCMOS33 } [get_ports
ac mclk]; #IO 25 34 Sch=AC MCLK
#set_property -dict { PACKAGE_PIN_P18_IOSTANDARD_LVCMOS33 } [get_ports
ac muten]; #IO L23N T3 34 Sch=AC MUTEN
#set_property -dict { PACKAGE_PIN M17 IOSTANDARD LVCMOS33 } [get_ports
ac pbdat]; #IO L8P T1 AD10P 35 Sch=AC PBDAT
#set_property -dict { PACKAGE PIN L17 | IOSTANDARD LVCMOS33 } [get_ports
ac_pblrc]; #IO_L11N_T1_SRCC_35 Sch=AC_PBLRC
#set_property -dict { PACKAGE_PIN K17 | IOSTANDARD LVCMOS33 } [get_ports
ac_recdat]; #IO_L12P_T1_MRCC_35 Sch=AC_RECDAT
#set_property -dict { PACKAGE_PIN M18 | IOSTANDARD LVCMOS33 } [get_ports
ac_reclrc]; #IO_L8N_T1_AD10N_35 Sch=AC_RECLRC
##Audio Codec/external EEPROM IIC bus
#set_property -dict { PACKAGE_PIN N18_IOSTANDARD LVCMOS33 } [get_ports
ac_scl]; #IO_L13P_T2_MRCC_34 Sch=AC_SCL
#set_property -dict { PACKAGE_PIN N17 IOSTANDARD LVCMOS33 } [get_ports
ac_sda]; #IO_L23P_T3_34 Sch=AC_SDA
```

```
##Additional Ethernet signals
#set_property -dict { PACKAGE_PIN F16 | IOSTANDARD LVCMOS33 } [get_ports
eth_int_b]; #IO_L6P_T0_35 Sch=ETH_INT_B
eth_rst_b]; #IO_L3P_T0_DQS_AD1P_35 Sch=ETH_RST_B
##HDMI Signals
#set_property -dict { PACKAGE_PIN H17_IOSTANDARD TMDS_33 } [get_ports
hdmi_clk_n]; #IO_L13N_T2_MRCC_35 Sch=HDMI_CLK_N
#set_property -dict { PACKAGE_PIN H16_IOSTANDARD TMDS_33 } [get_ports
hdmi_clk_p]; #IO_L13P_T2_MRCC_35 Sch=HDMI_CLK_P
#set_property -dict { PACKAGE_PIN_D20_IOSTANDARD TMDS_33 } [get_ports {
hdmi d n[0] }]; #IO L4N T0 35 Sch=HDMI D0 N
#set_property -dict { PACKAGE_PIN D19 | IOSTANDARD TMDS 33 } [get_ports {
hdmi d p[0] }]; #IO L4P T0 35 Sch=HDMI D0 P
#set_property -dict { PACKAGE_PIN B20 | IOSTANDARD TMDS_33 } [get_ports {
hdmi d n[1] }]; #IO L1N T0 AD0N 35 Sch=HDMI D1 N
#set_property -dict { PACKAGE_PIN C20_IOSTANDARD TMDS_33 } [get_ports {
hdmi_d_p[1] }]; #IO_L1P_T0_AD0P_35 Sch=HDMI_D1_P
#set_property -dict { PACKAGE_PIN A20 | IOSTANDARD TMDS 33 } [get_ports {
hdmi d n[2] }]; #IO L2N T0 AD8N 35 Sch=HDMI D2 N
#set_property -dict { PACKAGE_PIN B19 | IOSTANDARD TMDS 33 } [get_ports {
hdmi_d_p[2] }]; #IO_L2P_T0_AD8P_ 35 Sch=HDMI D2 P
#set_property -dict { PACKAGE_PIN E19 | IOSTANDARD LVCMOS33 } [get_ports
hdmi cecl: #IO L5N T0 AD9N 35 Sch=HDMI CEC
#set_property -dict { PACKAGE_PIN E18 IOSTANDARD LVCMOS33 } [get_ports
hdmi hpdl: #IO L5P T0 AD9P 35 Sch=HDMI HPD
#set_property -dict { PACKAGE_PIN F17_IOSTANDARD LVCMOS33 } [get_ports
hdmi_out_en]; #IO_L6N_T0_VREF_35 Sch=HDMI_OUT_EN
#set_property -dict { PACKAGE_PIN_G17_IOSTANDARD LVCMOS33 } [get_ports
hdmi scl]; #IO L16P T2 35 Sch=HDMI SCL
#set_property -dict { PACKAGE_PIN G18 | IOSTANDARD LVCMOS33 } [get_ports
hdmi sda]; #IO L16N T2 35 Sch=HDMI SDA
##Pmod Header JA (XADC)
#set_property -dict { PACKAGE_PIN N15 | IOSTANDARD LVCMOS33 } [get_ports {
ja_p[0] }]; #IO_L21P_T3_DQS_AD14P_35 Sch=JA1_R_p
#set_property -dict { PACKAGE_PIN L14 IOSTANDARD LVCMOS33 } [get_ports {
ja p[1] }]; #IO L22P T3 AD7P 35 Sch=JA2 R P
#set_property -dict { PACKAGE_PIN K16 | IOSTANDARD LVCMOS33 } [get_ports {
ja_p[2] }]; #IO_L24P_T3_AD15P_35 Sch=JA3_R_P
```

```
#set_property -dict { PACKAGE_PIN K14 | IOSTANDARD LVCMOS33 } [get_ports {
ja_p[3] }]; #IO_L20P_T3_AD6P_35 Sch=JA4_R_P
#set_property -dict { PACKAGE_PIN N16 | IOSTANDARD LVCMOS33 } [get_ports {
ia n[0] }]: #IO L21N T3 DQS AD14N 35 Sch=JA1 R N
#set_property -dict { PACKAGE_PIN L15 | IOSTANDARD LVCMOS33 } [get_ports {
ja_n[1] }]; #IO_L22N_T3_AD7N_35 Sch=JA2_R_N
#set_property -dict { PACKAGE_PIN J16 | IOSTANDARD LVCMOS33 } [get_ports {
ja_n[2] }]; #IO_L24N_T3_AD15N_35 Sch=JA3_R_N
#set_property -dict { PACKAGE_PIN J14 | IOSTANDARD LVCMOS33 } [get_ports {
ja n[3] }]; #IO L20N T3 AD6N 35 Sch=JA4 R N
##Pmod Header JB
set_property -dict { PACKAGE_PIN T20 | IOSTANDARD LVCMOS33 } [get_ports { RTS
}]; #IO L15P T2 DQS 34 Sch=JB1 p
set property -dict { PACKAGE PIN U20 | IOSTANDARD LVCMOS33 } [get ports {
RXD }]; #IO L15N T2 DQS 34 Sch=JB1 N
set_property -dict { PACKAGE PIN V20 | IOSTANDARD LVCMOS33 } [get_ports { TXD
}]; #IO_L16P_T2_34 Sch=JB2_P
set_property -dict { PACKAGE PIN W20 | IOSTANDARD LVCMOS33 } [get_ports {
CTS }]; #IO L16N T2 34 Sch=JB2 N
#set property -dict { PACKAGE PIN Y18
                                     IOSTANDARD LVCMOS33 } [get_ports {
jb p[2] }]; #IO L17P T2 34 Sch=JB3 P
#set_property -dict { PACKAGE_PIN Y19 | IOSTANDARD LVCMOS33 } [get_ports {
jb n[2] }]; #IO L17N T2 34 Sch=JB3 N
#set_property -dict { PACKAGE_PIN W18_IOSTANDARD LVCMOS33 } [get_ports {
jb_p[3] }]; #IO_L22P_T3_34 Sch=JB4_P
#set_property -dict { PACKAGE_PIN W19_IOSTANDARD LVCMOS33 } [get_ports {
jb_n[3] }]; #IO_L22N_T3_34 Sch=JB4_N
##Pmod Header JC
#set_property -dict { PACKAGE_PIN V15 | IOSTANDARD LVCMOS33 } [get_ports {
jc p[0] }]; #IO L10P T1 34 Sch=JC1 P
#set_property -dict { PACKAGE_PIN W15_IOSTANDARD LVCMOS33 } [get_ports {
jc n[0] }]; #IO L10N T1 34 Sch=JC1 N
#set_property -dict { PACKAGE_PIN T11
                                     IOSTANDARD LVCMOS33 } [get_ports {
jc p[1] }]; #IO L1P T0 34 Sch=JC2 P
#set_property -dict { PACKAGE_PIN T10 | IOSTANDARD LVCMOS33 } [get_ports {
jc n[1] }]; #IO L1N T0 34 Sch=JC2 N
#set_property -dict { PACKAGE_PIN W14 | IOSTANDARD LVCMOS33 } [get_ports {
jc_p[2] }]; #IO_L8P_T1_34 Sch=JC3_P
#set_property -dict { PACKAGE_PIN Y14 | IOSTANDARD LVCMOS33 } [get_ports {
jc_n[2] }]; #IO_L8N_T1_34 Sch=JC3 N
#set_property -dict { PACKAGE_PIN T12 | IOSTANDARD LVCMOS33 } [get_ports {
jc_p[3] }]; #IO_L2P_T0_34 Sch=JC4_P
```

```
#set_property -dict { PACKAGE_PIN U12 | IOSTANDARD LVCMOS33 } [get_ports {
jc_n[3] }]; #IO_L2N_T0_34 Sch=JC4_N
##Pmod Header JD
#set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS33 } [get_ports {
id p[0] }]; #IO L5P T0 34 Sch=JD1 P
#set_property -dict { PACKAGE_PIN T15 | IOSTANDARD LVCMOS33 } [get_ports {
jd_n[0] }]; #IO_L5N_T0_34 Sch=JD1_N
#set_property -dict { PACKAGE_PIN_P14 | IOSTANDARD_LVCMOS33 } [get_ports {
jd_p[1] }]; #IO_L6P_T0_34 Sch=JD2_P
#set_property -dict { PACKAGE_PIN R14 | IOSTANDARD LVCMOS33 } [get_ports {
jd n[1] }]; #IO L6N T0 VREF 34 Sch=JD2 N
#set_property -dict { PACKAGE_PIN U14 IOSTANDARD LVCMOS33 } [get_ports {
id p[2] }]; #IO L11P T1 SRCC 34 Sch=JD3 P
#set_property -dict { PACKAGE_PIN U15 | IOSTANDARD LVCMOS33 } [get_ports {
jd_n[2] }]; #IO_L11N_T1_SRCC_34 Sch=JD3_N
#set_property -dict { PACKAGE_PIN V17 | IOSTANDARD LVCMOS33 } [get_ports {
jd_p[3] }]; #IO_L21P_T3_DQS_34 Sch=JD4_P
#set_property -dict { PACKAGE_PIN V18 | IOSTANDARD LVCMOS33 } [get_ports {
id n[3] }]; #IO L21N T3 DQS 34 Sch=JD4 N
##Pmod Header JE
#set_property -dict { PACKAGE_PIN V12 | IOSTANDARD LVCMOS33 } [get_ports {
je[0] }]; #IO_L4P_T0_34 Sch=JE1
#set_property -dict { PACKAGE_PIN W16 | IOSTANDARD LVCMOS33 } [get_ports {
ie[1] }]; #IO L18N_T2_34 Sch=JE2
#set_property -dict { PACKAGE_PIN J15 | IOSTANDARD LVCMOS33 } [get_ports {
ie[2] }]: #IO 25 35 Sch=JE3
#set property -dict { PACKAGE PIN H15
                                     IOSTANDARD LVCMOS33 } [get_ports {
je[3] }]; #IO_L19P_T3_35 Sch=JE4
#set_property -dict { PACKAGE_PIN V13 IOSTANDARD LVCMOS33 } [get_ports {
je[4] }]; #IO L3N T0 DQS 34 Sch=JE7
#set property -dict { PACKAGE PIN U17
                                     IOSTANDARD LVCMOS33 } [get_ports {
je[5] }]; #IO L9N T1 DQS 34 Sch=JE8
#set_property -dict { PACKAGE_PIN T17 | IOSTANDARD LVCMOS33 } [get_ports {
je[6] }]; #IO L20P T3 34 Sch=JE9
#set_property -dict { PACKAGE_PIN Y17 | IOSTANDARD LVCMOS33 } [get_ports {
je[7] }]; #IO L7N T1 34 Sch=JE10
##USB-OTG overcurrent detect pin
#set_property -dict { PACKAGE_PIN U13 IOSTANDARD LVCMOS33 } [get_ports
```

otg_oc]; #IO_L3P_T0_DQS_PUDC_B_34 Sch=OTG_OC

```
##VGA Connector
#set_property -dict { PACKAGE_PIN M19 | IOSTANDARD LVCMOS33 } [get_ports {
vga_r[0] }]; #IO_L7P_T1_AD2P_35 Sch=VGA_R1
#set_property -dict { PACKAGE_PIN L20 IOSTANDARD LVCMOS33 } [get_ports {
vga_r[1] }]; #IO_L9N_T1_DQS_AD3N_35 Sch=VGA_R2
#set_property -dict { PACKAGE_PIN J20 IOSTANDARD LVCMOS33 } [get_ports {
vga_r[2] }]; #IO_L17P_T2_AD5P_35 Sch=VGA_R3
#set_property -dict { PACKAGE_PIN G20 IOSTANDARD LVCMOS33 } [get_ports {
vga r[3] }]; #IO L18N T2 AD13N 35 Sch=VGA R4
#set_property -dict { PACKAGE_PIN F19 IOSTANDARD LVCMOS33 } [get_ports {
vga_r[4] }]; #IO_L15P_T2_DQS_AD12P_35 Sch=VGA_R5
#set_property -dict { PACKAGE_PIN H18 | IOSTANDARD LVCMOS33 } [get_ports {
vga_q[0] }]; #IO_L14N_T2_AD4N_SRCC_35 Sch=VGA_G0
#set_property -dict { PACKAGE_PIN N20_IOSTANDARD LVCMOS33 } [get_ports {
vga g[1] }]; #IO L14P T2 SRCC 34 Sch=VGA G1
#set_property -dict { PACKAGE_PIN L19 | IOSTANDARD LVCMOS33 } [get_ports {
vga g[2] }]; #IO L9P T1 DQS AD3P 35 Sch=VGA G2
#set_property -dict { PACKAGE_PIN J19 IOSTANDARD LVCMOS33 } [get_ports {
vga g[3] }]; #IO L10N T1 AD11N 35 Sch=VGA G3
#set_property -dict { PACKAGE_PIN H20 | IOSTANDARD LVCMOS33 } [get_ports {
vga g[4] }]; #IO L17N T2 AD5N 35 Sch=VGA G4
#set_property -dict { PACKAGE_PIN F20 | IOSTANDARD LVCMOS33 } [get_ports {
vga q[5] }]; #IO L15N T2 DQS AD12N 35 Sch=VGA=G5
#set_property -dict { PACKAGE_PIN P20 | IOSTANDARD LVCMOS33 } [get_ports {
vga b[0] }]; #IO L14N T2 SRCC 34 Sch=VGA B1
#set_property -dict { PACKAGE_PIN M20 | IOSTANDARD LVCMOS33 } [get_ports {
vga_b[1] }]; #IO_L7N_T1_AD2N_35 Sch=VGA_B2
#set_property -dict { PACKAGE_PIN K19 IOSTANDARD LVCMOS33 } [get_ports {
vga b[2] }]: #IO L10P T1 AD11P 35 Sch=VGA B3
#set_property -dict { PACKAGE_PIN J18 | IOSTANDARD LVCMOS33 } [get_ports {
vga_b[3] }]; #IO_L14P_T2_AD4P_SRCC_35 Sch=VGA_B4
#set_property -dict { PACKAGE_PIN_G19_IOSTANDARD LVCMOS33 } [get_ports {
vga b[4] }]; #IO L18P T2 AD13P 35 Sch=VGA B5
#set_property -dict { PACKAGE_PIN P19 | IOSTANDARD LVCMOS33 } [get_ports
vga hs]; #IO L13N T2 MRCC 34 Sch=VGA HS
#set_property -dict { PACKAGE_PIN R19 IOSTANDARD LVCMOS33 } [get_ports
vga_vs]; #IO_0_34 Sch=VGA_VS
```

I had to uncomment the clock, 2 buttons and the first 4 ports of the JB port.

Dicussion:

In this lab I learned about RS232 serial communication and how it works. Creating the FSM was the main purpose of this lab in order to

transmit data. We put everything together in order to send our netid to the computer screen using a uart pmod. Overall, it was a little challenging putting it all together because at first I started getting unknown values displayed on the screen.