DMA Driver STM32F407DMA

Designed by Kunal Salvi

1	DMA Driver Documentation	1
	1.1 Introduction	1
	1.2 Features	1
	1.3 Configuration	1
	1.4 Functions	2
	1.5 Usage	2
	1.6 Example	3
	1.7 Notes	3
	1.8 License	3
2	Topic Index	5
	2.1 Topics	5
3	Data Structure Index	7
	3.1 Data Structures	7
4	File Index	9
	4.1 File List	9
5	Topic Documentation	11
	5.1 DMA_Flags	11
	5.1.1 Detailed Description	11
6	Data Structure Documentation	13
	6.1 DMA_Configuration::Circular_Mode Struct Reference	13
	6.1.1 Detailed Description	13
	6.1.2 Field Documentation	13
	6.1.2.1 Disable	13
	6.1.2.2 Enable	13
	6.2 DMA_Config Struct Reference	14
	6.2.1 Detailed Description	14
	6.2.2 Field Documentation	14
	6.2.2.1 buffer_length	14
	6.2.2.2 circular_mode	14
	6.2.2.3 flow_control	14
	6.2.2.4 interrupts	15
	6.2.2.5 memory_address	15
	6.2.2.6 memory_data_size	15
	6.2.2.7 memory_pointer_increment	15
	6.2.2.8 peripheral_address	15
	6.2.2.9 peripheral_data_size	15
	6.2.2.10 peripheral_pointer_increment	15
	6.2.2.11 priority_level	15
	6.2.2.12 Request	16

6.2.2.13 transfer_direction	16
6.3 DMA_Flags_Typedef Struct Reference	16
6.3.1 Detailed Description	16
6.3.2 Field Documentation	16
6.3.2.1 Direct_Mode_Error_Flag	16
6.3.2.2 Fifo_Error_Flag	17
6.3.2.3 Half_Transfer_Complete_Flag	17
6.3.2.4 Transfer_Complete_Flag	17
6.3.2.5 Transfer_Error_Flag	17
6.4 DMA_Configuration::DMA_Interrupts Struct Reference	17
6.4.1 Detailed Description	18
6.4.2 Field Documentation	18
6.4.2.1 Direct_Mode_Error	18
6.4.2.2 Disable	18
6.4.2.3 Fifo_Error	18
6.4.2.4 Half_Transfer_Complete	18
6.4.2.5 Transfer_Complete	18
6.4.2.6 Transfer_Error	18
6.5 DMA_Request Struct Reference	19
6.5.1 Detailed Description	19
6.5.2 Field Documentation	19
6.5.2.1 channel	19
6.5.2.2 Controller	19
6.5.2.3 Stream	19
6.6 DMA_Configuration::Flow_Control Struct Reference	20
6.6.1 Detailed Description	20
6.6.2 Field Documentation	20
6.6.2.1 DMA_Control	20
6.6.2.2 Peripheral_Control	20
6.7 DMA_Configuration::Memory_Data_Size Struct Reference	20
6.7.1 Detailed Description	21
6.7.2 Field Documentation	21
6.7.2.1 byte	21
6.7.2.2 half_word	21
6.7.2.3 word	21
6.8 DMA_Configuration::Memory_Pointer_Increment Struct Reference	21
6.8.1 Detailed Description	21
6.8.2 Field Documentation	22
6.8.2.1 Disable	22
6.8.2.2 Enable	22
6.9 DMA_Configuration::Peripheral_Data_Size Struct Reference	22
6.9.1 Detailed Description	22

6.9.2 Field Documentation	22
6.9.2.1 byte	22
6.9.2.2 half_word	23
6.9.2.3 word	23
6.10 DMA_Configuration::Peripheral_Pointer_Increment Struct Reference	23
6.10.1 Detailed Description	23
6.10.2 Field Documentation	23
6.10.2.1 Disable	23
6.10.2.2 Enable	24
6.11 DMA_Configuration::Priority_Level Struct Reference	24
6.11.1 Detailed Description	24
6.11.2 Field Documentation	24
6.11.2.1 High	24
6.11.2.2 Low	24
6.11.2.3 Medium	25
6.11.2.4 Very_high	25
6.12 DMA_Configuration::Request Struct Reference	25
6.12.1 Detailed Description	27
6.12.2 Field Documentation	27
6.12.2.1 _ADC1	27
6.12.2.2 _ADC2	27
6.12.2.3 _ADC3	27
6.12.2.4 _DAC1	27
6.12.2.5 _DAC2	27
6.12.2.6 _DCMI	27
6.12.2.7 I2C1_RX	28
6.12.2.8 I2C1_TX	28
6.12.2.9 I2C2_RX	28
6.12.2.10 I2C2_TX	28
6.12.2.11 I2C3_RX	28
6.12.2.12 I2C3_TX	28
6.12.2.13 I2S2_RX	28
6.12.2.14 I2S2_TX	28
6.12.2.15 I2S3_RX	29
6.12.2.16 I2S3_TX	29
6.12.2.17 SDIO_RXTX	29
6.12.2.18 SPI1_RX	29
6.12.2.19 SPI1_TX	29
6.12.2.20 SPI2_RX	29
6.12.2.21 SPI2_TX	29
6.12.2.22 SPI3_RX	29
6.12.2.23 SPI3_TX	30

6.12.2.24 TIM1_CH1	30
6.12.2.25 TIM1_CH2	30
6.12.2.26 TIM1_CH3	30
6.12.2.27 TIM1_CH4	30
6.12.2.28 TIM1_COM	30
6.12.2.29 TIM1_TRIG	30
6.12.2.30 TIM1_UP	30
6.12.2.31 TIM2_CH1	31
6.12.2.32 TIM2_CH2	31
6.12.2.33 TIM2_CH3	31
6.12.2.34 TIM2_CH4	31
-	31
_	31
	31
_	31
-	32
-	32
_	32
-	33
	33
_	33
	33
	33
	33
-	33
	33
_	34
-	34
-	34
——————————————————————————————————————	34
-	34
_	34
-	34
_	34
	35
	35
6.12.2.65 UART6_RX	35

6.12.2.66 UART6_TX	 35
6.12.2.67 UART7_RX	 35
6.12.2.68 UART7_TX	 35
6.12.2.69 UART8_RX	 35
6.12.2.70 UART8_TX	 35
6.12.2.71 USART1_RX	 36
6.12.2.72 USART1_TX	 36
6.12.2.73 USART2_RX	 36
6.12.2.74 USART2_TX	 36
6.12.2.75 USART3_RX	 36
6.12.2.76 USART3_TX	 36
6.13 DMA_Configuration::Transfer_Direction Struct Reference	 36
6.13.1 Detailed Description	 37
6.13.2 Field Documentation	 37
6.13.2.1 Memory_to_memory	 37
6.13.2.2 Memory_to_peripheral	 37
6.13.2.3 Peripheral_to_memory	 37
7 File Documentation	39
7.1 DMA.c File Reference	39
7.1 DMA.C File Reference	ა ა 41
7.1.2 Function Documentation	41 41
7.1.2.1 DMA1_Stream0_IRQHandler()	41 41
7.1.2.1 DMA1_Stream0_IRQHandler()	41 41
7.1.2.2 DMA1_Stream2_IRQHandler()	41 42
7.1.2.4 DMA1_Stream3_IRQHandler()	42 42
7.1.2.5 DMA1_Stream4_IRQHandler()	42 42
7.1.2.6 DMA1 Stream5 IRQHandler()	42 42
	42 43
7.1.2.7 DMA1_Stream6_IRQHandler()	43 43
7.1.2.9 DMA2_Stream0_IRQHandler()	43 43
7.1.2.10 DMA2_Stream1_IRQHandler()	43 43
7.1.2.10 DMA2_Stream2_IRQHandler()	43 44
7.1.2.11 DMA2_Stream3_IRQHandler()	44
7.1.2.13 DMA2_Stream4_IRQHandler()	44
7.1.2.13 DMA2_Stream5_IRQHandler()	44 44
7.1.2.14 DMA2_Stream6_IRQHandler()	44 45
	4 5
7.1.2.16 DMA2_Stream7_IRQHandler()	45 45
7.1.2.17 DMA_Clock_Disable()	45 45
7.1.2.19 DMA_Init()	45 46
7.1.2.19 DMA_Memory_To_Memory_Transfer()	4 6

7.1.2.21 DMA_Reset()	47
7.1.2.22 DMA_Reset_Flags()	47
7.1.2.23 DMA_Set_Target()	47
7.1.2.24 DMA_Set_Trigger()	47
7.2 DMA.h File Reference	48
7.2.1 Detailed Description	49
7.2.2 Typedef Documentation	49
7.2.2.1 DMA_Config	49
7.2.3 Function Documentation	50
7.2.3.1 DMA_Clock_Disable()	50
7.2.3.2 DMA_Clock_Enable()	51
7.2.3.3 DMA_Init()	51
7.2.3.4 DMA_Memory_To_Memory_Transfer()	52
7.2.3.5 DMA_Reset()	52
7.2.3.6 DMA_Reset_Flags()	53
7.2.3.7 DMA_Set_Target()	53
7.2.3.8 DMA_Set_Trigger()	54
7.3 DMA.h	54
7.4 DMA_Defs.h File Reference	55
7.4.1 Detailed Description	56
7.4.2 Typedef Documentation	56
7.4.2.1 DMA_Flags_Typedef	56
7.4.2.2 DMA_Request	56
7.5 DMA_Defs.h	57
Index	67

DMA Driver Documentation

1.1 Introduction

This documentation provides an overview and detailed explanation of the Direct Memory Access (DMA) driver. The DMA driver allows for efficient, high-speed data transfers between peripherals and memory without CPU intervention, making it an essential tool for performance-critical applications.

1.2 Features

- Memory-to-Memory Transfer: Supports direct data transfers between memory regions.
- **Peripheral-to-Memory / Memory-to-Peripheral Transfers**: Facilitates data exchange between peripherals and memory.
- Flow Control: Configurable flow control to use DMA or peripheral as the flow controller.
- Circular Mode: Enables continuous data transfers in a circular buffer.
- Interrupt Handling: Supports transfer complete, half transfer complete, transfer error, and FIFO error interrupts.
- Priority Levels: Configurable priority levels for managing multiple DMA streams.
- · Configurable Data Sizes: Supports byte, half-word, and word data sizes for both memory and peripherals.

1.3 Configuration

The DMA driver is configured using the DMA_Config structure, which contains the following parameters:

- DMA_Request Request: Defines the specific DMA stream and channel to use.
- uint32_t flow_control: Specifies whether DMA or peripheral controls the flow.
- uint32_t transfer_direction: Defines the direction of data transfer (e.g., memory-to-peripheral).
- uint32_t priority_level: Sets the priority of the DMA stream.
- uint32_t circular_mode: Enables or disables circular mode for the DMA stream.

- uint32_t interrupts: Specifies which DMA interrupts to enable.
- uint16_t memory_pointer_increment: Configures memory pointer increment mode.
- uint16_t peripheral_pointer_increment: Configures peripheral pointer increment mode.
- uint32_t peripheral_data_size: Sets the data size for the peripheral (byte, half-word, or word).
- uint32_t memory_data_size: Sets the data size for memory (byte, half-word, or word).
- uint32_t peripheral_address: The address of the peripheral.
- \bullet uint32_t memory_address: The address of the memory.
- uint16_t buffer_length: The number of data items to transfer.

1.4 Functions

The DMA driver provides the following functions:

- void DMA_Clock_Enable (DMA_Config *config): Enables the clock for the specified DMA controller.
- void DMA_Clock_Disable (DMA_Config *config): Disables the clock for the specified DMA controller.
- void DMA_Reset (DMA_Config *config): Resets the specified DMA controller.
- void DMA_Reset_Flags (DMA_Flags_Typedef flag): Resets all DMA flags.
- int8_t DMA_Init (DMA_Config *config): Initializes the DMA with the specified configuration.
- void DMA_Set_Target (DMA_Config *config): Configures the target memory and peripheral for DMA transfers.
- void DMA_Set_Trigger (DMA_Config *config): Sets up and enables the DMA stream for data transfer
- void DMA_Memory_To_Memory_Transfer(uint32_t *source, uint8_t source_data_size, uint8 : Performs a memory-to-memory data transfer using DMA.

1.5 Usage

To use the DMA driver in your application, follow these steps:

- 1. Configure the DMA settings: Initialize a DMA_Config structure with your desired settings.
- 2. Initialize the DMA: Call DMA_Init with the configuration structure.
- 3. Set up data transfer: Use DMA_Set_Target and DMA_Set_Trigger to configure the transfer settings.
- 4. Start the transfer: If using memory-to-memory transfer, call DMA_Memory_To_Memory_Transfer.

1.6 Example 3

1.6 Example

```
DMA_Config dma_config;
dma_config.Request = DMA_Configuration.Request.SPI1_RX;
dma_config.flow_control = DMA_Configuration.Flow_Control.DMA_Control;
dma_config.transfer_direction = DMA_Configuration.Priority_Level.High;
dma_config.priority_level = DMA_Configuration.Circular_Mode.Disable;
dma_config.circular_mode = DMA_Configuration.Circular_Mode.Disable;
dma_config.memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
dma_config.memory_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
dma_config.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
dma_config.memory_data_size = DMA_Configuration.Memory_Data_Size.half_word;
dma_config.memory_address = (uint32_t)&(SPI1->DR);
dma_config.memory_address = (uint32_t)buffer;
dma_config.buffer_length = BUFFER_SIZE;
DMA_Init(&dma_config);
DMA_Set_Target(&dma_config);
DMA_Set_Trigger(&dma_config);
```

1.7 Notes

- · Ensure that the appropriate DMA streams and channels are enabled before starting a transfer.
- · Pay attention to memory alignment when configuring data sizes.

1.8 License

This software is provided "as-is," without any express or implied warranty. In no event shall the authors be held liable for any damages arising from the use of this software.

Topic Index

Here is a list of all topics with brief descriptions:	
DMA_Flags	. 1

6 Topic Index

Data Structure Index

3.1 Data Structures

Here are the data structures with brief descriptions:

DMA_Configuration::Circular_Mode	
Circular Mode Configuration	13
DMA_Config	
DMA configuration structure	14
DMA_Flags_Typedef	
DMA Flags Structure	16
DMA_Configuration::DMA_Interrupts	
DMA Interrupt Configuration	17
DMA_Request	
DMA Request Structure	19
DMA_Configuration::Flow_Control	
Flow Control Configuration	20
DMA_Configuration::Memory_Data_Size	
Memory Data Size Configuration	20
DMA_Configuration::Memory_Pointer_Increment	
Memory Pointer Increment Configuration	21
DMA_Configuration::Peripheral_Data_Size	
Peripheral Data Size Configuration	22
DMA_Configuration::Peripheral_Pointer_Increment	
Peripheral Pointer Increment Configuration	23
DMA_Configuration::Priority_Level	
Priority Level Configuration	24
DMA_Configuration::Request	
DMA Request Channels	25
DMA_Configuration::Transfer_Direction	
Transfer Direction Configuration	36

8 Data Structure Index

File Index

4.1 File List

Here is a list of all documented files with brief descriptions:

DMA.c		
	DMA Driver Implementation for STM32F407VGT6	39
DMA.h		
	Header file for the DMA driver	48
DMA_De	efs.h	
	DMA Configuration Definitions for STM32F407VGT6	55

10 File Index

Topic Documentation

5.1 DMA_Flags

Variables

- DMA_Flags_Typedef DMA1_Stream0_Flag
- DMA_Flags_Typedef DMA1_Stream1_Flag
- DMA_Flags_Typedef DMA1_Stream2_Flag
- DMA_Flags_Typedef DMA1_Stream3_Flag
- DMA_Flags_Typedef DMA1_Stream4_Flag
- DMA Flags Typedef DMA1_Stream5_Flag
- DMA_Flags_Typedef DMA1_Stream6_Flag
- DMA_Flags_Typedef DMA1_Stream7_Flag
- DMA_Flags_Typedef DMA2_Stream0_Flag
- DMA_Flags_Typedef DMA2_Stream1_Flag
- DMA_Flags_Typedef DMA2_Stream2_Flag
- DMA_Flags_Typedef DMA2_Stream3_Flag
- DMA_Flags_Typedef DMA2_Stream4_Flag
- DMA_Flags_Typedef DMA2_Stream5_Flag
- DMA_Flags_Typedef DMA2_Stream6_Flag
- DMA_Flags_Typedef DMA2_Stream7_Flag

5.1.1 Detailed Description

12 Topic Documentation

Data Structure Documentation

6.1 DMA_Configuration::Circular_Mode Struct Reference

Circular Mode Configuration.

```
#include <DMA_Defs.h>
```

Data Fields

- uint32 t Enable
- uint32_t Disable

6.1.1 Detailed Description

Circular Mode Configuration.

This structure defines the settings for circular mode in DMA transfers, allowing the DMA to repeatedly transfer data from a peripheral to memory.

6.1.2 Field Documentation

6.1.2.1 Disable

uint32_t Disable

Disable circular mode

6.1.2.2 Enable

uint32_t Enable

Enable circular mode

The documentation for this struct was generated from the following file:

• DMA_Defs.h

6.2 DMA_Config Struct Reference

DMA configuration structure.

#include <DMA.h>

Data Fields

- DMA_Request Request
- uint32_t flow_control
- uint32_t transfer_direction
- uint32_t priority_level
- uint32_t circular_mode
- uint32_t interrupts
- · uint16_t memory_pointer_increment
- uint16_t peripheral_pointer_increment
- uint32_t peripheral_data_size
- uint32_t memory_data_size
- · uint32 t peripheral address
- uint32_t memory_address
- uint16_t buffer_length

6.2.1 Detailed Description

DMA configuration structure.

This structure contains the configuration parameters for the DMA peripheral, including settings for flow control, transfer direction, priority level, circular mode, interrupts, memory and peripheral data sizes, and addresses.

6.2.2 Field Documentation

6.2.2.1 buffer_length

uint16_t buffer_length

Number of data items to transfer

6.2.2.2 circular_mode

uint32_t circular_mode

Circular mode enable/disable

6.2.2.3 flow_control

uint32_t flow_control

Flow control mode (DMA or peripheral)

6.2.2.4 interrupts

uint32_t interrupts

Interrupts settings

6.2.2.5 memory_address

uint32_t memory_address

Memory base address

6.2.2.6 memory_data_size

uint32_t memory_data_size

Memory data size (byte, half-word, word)

6.2.2.7 memory_pointer_increment

uint16_t memory_pointer_increment

Memory pointer increment mode

6.2.2.8 peripheral_address

uint32_t peripheral_address

Peripheral base address

6.2.2.9 peripheral_data_size

uint32_t peripheral_data_size

Peripheral data size (byte, half-word, word)

6.2.2.10 peripheral_pointer_increment

uint16_t peripheral_pointer_increment

Peripheral pointer increment mode

6.2.2.11 priority_level

uint32_t priority_level

Priority level (low, medium, high, very high)

6.2.2.12 Request

DMA_Request Request

DMA request settings

6.2.2.13 transfer_direction

```
uint32_t transfer_direction
```

Transfer direction (memory-to-peripheral, peripheral-to-memory, etc.)

The documentation for this struct was generated from the following file:

• DMA.h

6.3 DMA_Flags_Typedef Struct Reference

DMA Flags Structure.

```
#include <DMA_Defs.h>
```

Data Fields

- bool Transfer_Complete_Flag
- · bool Half_Transfer_Complete_Flag
- bool Transfer_Error_Flag
- bool Direct_Mode_Error_Flag
- · bool Fifo Error Flag

6.3.1 Detailed Description

DMA Flags Structure.

This structure contains flags that indicate the status of a DMA transfer. These flags are used to monitor and handle various states of the DMA transfer process.

6.3.2 Field Documentation

6.3.2.1 Direct_Mode_Error_Flag

```
bool Direct_Mode_Error_Flag
```

Indicates if there was a direct mode error

6.3.2.2 Fifo_Error_Flag

bool Fifo_Error_Flag

Indicates if there was a FIFO error

6.3.2.3 Half_Transfer_Complete_Flag

bool Half_Transfer_Complete_Flag

Indicates if half of the transfer is complete

6.3.2.4 Transfer_Complete_Flag

bool Transfer_Complete_Flag

Indicates if the transfer is complete

6.3.2.5 Transfer_Error_Flag

bool Transfer_Error_Flag

Indicates if there was a transfer error

The documentation for this struct was generated from the following file:

DMA_Defs.h

6.4 DMA_Configuration::DMA_Interrupts Struct Reference

DMA Interrupt Configuration.

#include <DMA_Defs.h>

Data Fields

- uint32_t Transfer_Complete
- uint32_t Half_Transfer_Complete
- uint32_t Transfer_Error
- uint32_t Direct_Mode_Error
- uint32_t Fifo_Error
- uint32_t Disable

6.4.1 Detailed Description

DMA Interrupt Configuration.

This structure defines the interrupt settings for DMA transfers, including transfer complete, half transfer complete, transfer error, direct mode error, FIFO error, and disable options.

6.4.2 Field Documentation

6.4.2.1 Direct_Mode_Error

```
uint32_t Direct_Mode_Error
```

Interrupt on direct mode error

6.4.2.2 Disable

uint32_t Disable

Disable all DMA interrupts

6.4.2.3 Fifo Error

uint32_t Fifo_Error

Interrupt on FIFO error

6.4.2.4 Half_Transfer_Complete

```
uint32_t Half_Transfer_Complete
```

Interrupt on half transfer complete

6.4.2.5 Transfer_Complete

```
uint32_t Transfer_Complete
```

Interrupt on transfer complete

6.4.2.6 Transfer_Error

```
uint32_t Transfer_Error
```

Interrupt on transfer error

The documentation for this struct was generated from the following file:

• DMA_Defs.h

6.5 DMA_Request Struct Reference

DMA Request Structure.

```
#include <DMA_Defs.h>
```

Data Fields

- DMA_TypeDef * Controller
- DMA_Stream_TypeDef * Stream
- uint8_t channel

6.5.1 Detailed Description

DMA Request Structure.

This structure contains the configuration for a specific DMA request, including the DMA controller, stream, and channel associated with the request.

6.5.2 Field Documentation

6.5.2.1 channel

uint8_t channel

DMA channel number

6.5.2.2 Controller

DMA_TypeDef* Controller

Pointer to the DMA controller

6.5.2.3 Stream

DMA_Stream_TypeDef* Stream

Pointer to the DMA stream

The documentation for this struct was generated from the following file:

• DMA_Defs.h

6.6 DMA_Configuration::Flow_Control Struct Reference

Flow Control Configuration.

```
#include <DMA_Defs.h>
```

Data Fields

- uint32_t DMA_Control
- uint32_t Peripheral_Control

6.6.1 Detailed Description

Flow Control Configuration.

This structure contains settings for DMA flow control, allowing either the DMA or the peripheral to control the data flow.

6.6.2 Field Documentation

6.6.2.1 DMA_Control

uint32_t DMA_Control

DMA controls the data flow

6.6.2.2 Peripheral_Control

```
uint32_t Peripheral_Control
```

Peripheral controls the data flow

The documentation for this struct was generated from the following file:

• DMA_Defs.h

6.7 DMA_Configuration::Memory_Data_Size Struct Reference

Memory Data Size Configuration.

```
#include <DMA_Defs.h>
```

Data Fields

- uint32_t byte
- uint32_t half_word
- uint32_t word

6.7.1 Detailed Description

Memory Data Size Configuration.

This structure defines the data size for the memory in DMA transfers, including byte, half-word, and word sizes.

6.7.2 Field Documentation

6.7.2.1 byte

uint32_t byte

Memory data size: byte

6.7.2.2 half word

uint32_t half_word

Memory data size: half-word

6.7.2.3 word

uint32_t word

Memory data size: word

The documentation for this struct was generated from the following file:

· DMA Defs.h

6.8 DMA_Configuration::Memory_Pointer_Increment Struct Reference

Memory Pointer Increment Configuration.

```
#include <DMA_Defs.h>
```

Data Fields

- uint32_t Enable
- uint32_t Disable

6.8.1 Detailed Description

Memory Pointer Increment Configuration.

This structure defines the settings for memory pointer increment in DMA transfers. It allows the memory address to be incremented after each data transfer.

6.8.2 Field Documentation

6.8.2.1 Disable

uint32_t Disable

Disable memory pointer increment

6.8.2.2 Enable

uint32_t Enable

Enable memory pointer increment

The documentation for this struct was generated from the following file:

• DMA_Defs.h

6.9 DMA_Configuration::Peripheral_Data_Size Struct Reference

Peripheral Data Size Configuration.

#include <DMA_Defs.h>

Data Fields

- uint32_t byte
- uint32_t half_word
- uint32_t word

6.9.1 Detailed Description

Peripheral Data Size Configuration.

This structure defines the data size for the peripheral in DMA transfers, including byte, half-word, and word sizes.

6.9.2 Field Documentation

6.9.2.1 byte

uint32_t byte

Peripheral data size: byte

6.9.2.2 half_word

uint32_t half_word

Peripheral data size: half-word

6.9.2.3 word

uint32_t word

Peripheral data size: word

The documentation for this struct was generated from the following file:

• DMA_Defs.h

6.10 DMA_Configuration::Peripheral_Pointer_Increment Struct Reference

Peripheral Pointer Increment Configuration.

```
#include <DMA_Defs.h>
```

Data Fields

- uint32_t Enable
- uint32_t Disable

6.10.1 Detailed Description

Peripheral Pointer Increment Configuration.

This structure defines the settings for peripheral pointer increment in DMA transfers. It allows the peripheral address to be incremented after each data transfer.

6.10.2 Field Documentation

6.10.2.1 Disable

uint32_t Disable

Disable peripheral pointer increment

6.10.2.2 Enable

uint32_t Enable

Enable peripheral pointer increment

The documentation for this struct was generated from the following file:

• DMA_Defs.h

6.11 DMA_Configuration::Priority_Level Struct Reference

Priority Level Configuration.

```
#include <DMA_Defs.h>
```

Data Fields

- uint32_t Low
- uint32_t Medium
- uint32_t High
- uint32_t Very_high

6.11.1 Detailed Description

Priority Level Configuration.

This structure defines the priority levels for DMA transfers, ranging from low to very high priority.

6.11.2 Field Documentation

6.11.2.1 High

uint32_t High

High priority level

6.11.2.2 Low

uint32_t Low

Low priority level

6.11.2.3 Medium

uint32_t Medium

Medium priority level

6.11.2.4 Very high

uint32_t Very_high

Very high priority level

The documentation for this struct was generated from the following file:

• DMA Defs.h

6.12 DMA_Configuration::Request Struct Reference

DMA Request Channels.

#include <DMA_Defs.h>

Data Fields

- DMA_Request SPI3_RX
- DMA_Request SPI3_TX
- DMA_Request SPI2_RX
- DMA_Request SPI2_TX
- DMA_Request SPI1_RX
- DMA_Request SPI1_TX
- DMA_Request I2S2_RX
- DMA_Request I2S2_TX
- DMA_Request I2S3_RX
- DMA_Request I2S3_TX
- DMA_Request I2C1_RX
- DMA_Request I2C1_TX
- DMA_Request I2C2_RX
- DMA_Request I2C2_TX
- DMA_Request I2C3_RX
- DMA_Request I2C3_TX
- DMA_Request USART1_RX
- DMA_Request USART1_TX
- DMA_Request USART2_RX
- DMA_Request USART2_TX
- DMA_Request USART3_RX
- DMA_Request USART3_TX
- DMA_Request UART4_RX
- DMA_Request UART4_TX
- DMA_Request UART5_RX
- DMA_Request UART5_TX

- DMA_Request UART6_RX
- DMA_Request UART6_TX
- DMA Request UART7 RX
- DMA Request UART7 TX
- DMA_Request UART8_RX
- DMA_Request UART8_TX
- DMA_Request TIM1_UP
- DMA Request TIM1 CH1
- DMA_Request TIM1_CH2
- DMA Request TIM1 CH3
- DMA Request TIM1 CH4
- DMA_Request TIM1_TRIG
- DAM B
- DMA_Request TIM1_COM
- DMA_Request TIM8_UP
- DMA Request TIM8 CH1
- DMA Request TIM8 CH2
- DMA_Request TIM8_CH3
- DMA Request TIM8 CH4
- DMA_Request TIM8_TRIG
- DMA_Request TIM8_COM
- DMA Request TIM2 UP
- · DIVIA_Request TIVI2_OF
- DMA_Request TIM2_CH1DMA Request TIM2_CH2
- DIVIN_TICQUEST TIVIZ_OTIZ
- DMA_Request TIM2_CH3
- DMA_Request TIM2_CH4
- DMA_Request TIM3_CH1
- DMA_Request TIM3_CH2
- DMA_Request TIM3_CH3
- DMA_Request TIM3_CH4
- DMA_Request TIM3_UP
- DMA_Request TIM3_TRIG
- DMA_Request TIM4_CH1
- DMA_Request TIM4_CH2DMA Request TIM4 CH3
- DMA_Request TIM4_UP
- DMA_Request TIM5 CH1
- DMA Request TIM5 CH2
- DMA_Request TIM5_CH3
- DMA Request TIM5 CH4
- DIVIA_REQUEST TIVIS_OTT
- DMA_Request TIM5_UPDMA_Request TIM5_TRIG
- DMA Request TIM6 UP
- DMA Request TIM7 UP
- DMA_Request _DAC1
- DMA_Request _DAC2
- DMA_Request SDIO_RXTX
- DMA_Request _DCMI
- DMA_Request _ADC1
- DMA_Request_ADC2
- DMA_Request _ADC3

6.12.1 Detailed Description

DMA Request Channels.

This structure contains predefined DMA requests for various peripherals such as SPI, I2C, USART, TIM, DAC, SDIO, and ADC.

6.12.2 Field Documentation

6.12.2.1 _ADC1

DMA_Request _ADC1

DMA request for ADC1

6.12.2.2 _ADC2

DMA_Request _ADC2

DMA request for ADC2

6.12.2.3 _ADC3

DMA_Request _ADC3

DMA request for ADC3

6.12.2.4 _DAC1

DMA_Request _DAC1

DMA request for DAC1

6.12.2.5 _DAC2

DMA_Request _DAC2

DMA request for DAC2

6.12.2.6 _DCMI

DMA_Request _DCMI

DMA request for DCMI

6.12.2.7 I2C1_RX

DMA_Request I2C1_RX

DMA request for I2C1 RX

6.12.2.8 I2C1_TX

DMA_Request I2C1_TX

DMA request for I2C1 TX

6.12.2.9 I2C2_RX

DMA_Request I2C2_RX

DMA request for I2C2 RX

6.12.2.10 I2C2_TX

DMA_Request I2C2_TX

DMA request for I2C2 TX

6.12.2.11 I2C3_RX

DMA_Request I2C3_RX

DMA request for I2C3 RX

6.12.2.12 I2C3_TX

DMA_Request I2C3_TX

DMA request for I2C3 TX

6.12.2.13 I2S2_RX

DMA_Request I2S2_RX

DMA request for I2S2 RX

6.12.2.14 I2S2_TX

DMA_Request I2S2_TX

DMA request for I2S2 TX

6.12.2.15 I2S3_RX

DMA_Request I2S3_RX

DMA request for I2S3 RX

6.12.2.16 I2S3_TX

DMA_Request I2S3_TX

DMA request for I2S3 TX

6.12.2.17 SDIO_RXTX

DMA_Request SDIO_RXTX

DMA request for SDIO RX/TX

6.12.2.18 SPI1_RX

DMA_Request SPI1_RX

DMA request for SPI1 RX

6.12.2.19 SPI1_TX

DMA_Request SPI1_TX

DMA request for SPI1 TX

6.12.2.20 SPI2_RX

DMA_Request SPI2_RX

DMA request for SPI2 RX

6.12.2.21 SPI2_TX

DMA_Request SPI2_TX

DMA request for SPI2 TX

6.12.2.22 SPI3_RX

DMA_Request SPI3_RX

DMA request for SPI3 RX

6.12.2.23 SPI3_TX

DMA_Request SPI3_TX

DMA request for SPI3 TX

6.12.2.24 TIM1_CH1

DMA_Request TIM1_CH1

DMA request for TIM1 channel 1

6.12.2.25 TIM1_CH2

DMA_Request TIM1_CH2

DMA request for TIM1 channel 2

6.12.2.26 TIM1_CH3

DMA_Request TIM1_CH3

DMA request for TIM1 channel 3

6.12.2.27 TIM1_CH4

DMA_Request TIM1_CH4

DMA request for TIM1 channel 4

6.12.2.28 TIM1_COM

DMA_Request TIM1_COM

DMA request for TIM1 commutation

6.12.2.29 TIM1_TRIG

DMA_Request TIM1_TRIG

DMA request for TIM1 trigger

6.12.2.30 TIM1_UP

DMA_Request TIM1_UP

DMA request for TIM1 update

6.12.2.31 TIM2_CH1

DMA_Request TIM2_CH1

DMA request for TIM2 channel 1

6.12.2.32 TIM2_CH2

DMA_Request TIM2_CH2

DMA request for TIM2 channel 2

6.12.2.33 TIM2_CH3

DMA_Request TIM2_CH3

DMA request for TIM2 channel 3

6.12.2.34 TIM2_CH4

DMA_Request TIM2_CH4

DMA request for TIM2 channel 4

6.12.2.35 TIM2_UP

DMA_Request TIM2_UP

DMA request for TIM2 update

6.12.2.36 TIM3_CH1

DMA_Request TIM3_CH1

DMA request for TIM3 channel 1

6.12.2.37 TIM3_CH2

DMA_Request TIM3_CH2

DMA request for TIM3 channel 2

6.12.2.38 TIM3_CH3

DMA_Request TIM3_CH3

DMA request for TIM3 channel 3

6.12.2.39 TIM3_CH4

DMA_Request TIM3_CH4

DMA request for TIM3 channel 4

6.12.2.40 TIM3_TRIG

DMA_Request TIM3_TRIG

DMA request for TIM3 trigger

6.12.2.41 TIM3_UP

DMA_Request TIM3_UP

DMA request for TIM3 update

6.12.2.42 TIM4_CH1

DMA_Request TIM4_CH1

DMA request for TIM4 channel 1

6.12.2.43 TIM4_CH2

DMA_Request TIM4_CH2

DMA request for TIM4 channel 2

6.12.2.44 TIM4_CH3

DMA_Request TIM4_CH3

DMA request for TIM4 channel 3

6.12.2.45 TIM4_UP

DMA_Request TIM4_UP

DMA request for TIM4 update

6.12.2.46 TIM5_CH1

DMA_Request TIM5_CH1

DMA request for TIM5 channel 1

6.12.2.47 TIM5_CH2

DMA_Request TIM5_CH2

DMA request for TIM5 channel 2

6.12.2.48 TIM5_CH3

DMA_Request TIM5_CH3

DMA request for TIM5 channel 3

6.12.2.49 TIM5_CH4

DMA_Request TIM5_CH4

DMA request for TIM5 channel 4

6.12.2.50 TIM5_TRIG

DMA_Request TIM5_TRIG

DMA request for TIM5 trigger

6.12.2.51 TIM5_UP

DMA_Request TIM5_UP

DMA request for TIM5 update

6.12.2.52 TIM6_UP

DMA_Request TIM6_UP

DMA request for TIM6 update

6.12.2.53 TIM7_UP

DMA_Request TIM7_UP

DMA request for TIM7 update

6.12.2.54 TIM8_CH1

DMA_Request TIM8_CH1

DMA request for TIM8 channel 1

6.12.2.55 TIM8_CH2

DMA_Request TIM8_CH2

DMA request for TIM8 channel 2

6.12.2.56 TIM8_CH3

DMA_Request TIM8_CH3

DMA request for TIM8 channel 3

6.12.2.57 TIM8_CH4

DMA_Request TIM8_CH4

DMA request for TIM8 channel 4

6.12.2.58 TIM8_COM

DMA_Request TIM8_COM

DMA request for TIM8 commutation

6.12.2.59 TIM8_TRIG

DMA_Request TIM8_TRIG

DMA request for TIM8 trigger

6.12.2.60 TIM8_UP

DMA_Request TIM8_UP

DMA request for TIM8 update

6.12.2.61 UART4_RX

DMA_Request UART4_RX

DMA request for UART4 RX

6.12.2.62 UART4_TX

DMA_Request UART4_TX

DMA request for UART4 TX

6.12.2.63 UART5_RX

DMA_Request UART5_RX

DMA request for UART5 RX

6.12.2.64 UART5_TX

DMA_Request UART5_TX

DMA request for UART5 TX

6.12.2.65 UART6_RX

DMA_Request UART6_RX

DMA request for UART6 RX

6.12.2.66 UART6_TX

DMA_Request UART6_TX

DMA request for UART6 TX

6.12.2.67 UART7_RX

DMA_Request UART7_RX

DMA request for UART7 RX

6.12.2.68 UART7_TX

DMA_Request UART7_TX

DMA request for UART7 TX

6.12.2.69 UART8_RX

DMA_Request UART8_RX

DMA request for UART8 RX

6.12.2.70 UART8_TX

DMA_Request UART8_TX

DMA request for UART8 TX

6.12.2.71 USART1_RX

DMA_Request USART1_RX

DMA request for USART1 RX

6.12.2.72 USART1_TX

DMA_Request USART1_TX

DMA request for USART1 TX

6.12.2.73 USART2_RX

DMA_Request USART2_RX

DMA request for USART2 RX

6.12.2.74 USART2_TX

DMA_Request USART2_TX

DMA request for USART2 TX

6.12.2.75 USART3_RX

DMA_Request USART3_RX

DMA request for USART3 RX

6.12.2.76 USART3_TX

DMA_Request USART3_TX

DMA request for USART3 TX

The documentation for this struct was generated from the following file:

• DMA Defs.h

6.13 DMA_Configuration::Transfer_Direction Struct Reference

Transfer Direction Configuration.

#include <DMA_Defs.h>

Data Fields

- uint32_t Peripheral_to_memory
- uint32_t Memory_to_peripheral
- uint32_t Memory_to_memory

6.13.1 Detailed Description

Transfer Direction Configuration.

This structure defines the direction of data transfer for DMA, including Peripheral-to-Memory, Memory-to-Peripheral, and Memory-to-Memory transfers.

6.13.2 Field Documentation

6.13.2.1 Memory_to_memory

```
uint32_t Memory_to_memory
```

Transfer data from memory to memory

6.13.2.2 Memory_to_peripheral

```
uint32_t Memory_to_peripheral
```

Transfer data from memory to peripheral

6.13.2.3 Peripheral_to_memory

```
uint32_t Peripheral_to_memory
```

Transfer data from peripheral to memory

The documentation for this struct was generated from the following file:

• DMA_Defs.h

Chapter 7

File Documentation

7.1 DMA.c File Reference

DMA Driver Implementation for STM32F407VGT6.

```
#include "DMA.h"
```

Functions

- void DMA1_Stream0_IRQHandler (void)
 - DMA1 Stream 0 Interrupt Handler.
- void DMA1_Stream1_IRQHandler (void)
 - DMA1 Stream 1 Interrupt Handler.
- void DMA1_Stream2_IRQHandler (void)
 - DMA1 Stream 2 Interrupt Handler.
- void DMA1_Stream3_IRQHandler (void)
 - DMA1 Stream 3 Interrupt Handler.
- void DMA1_Stream4_IRQHandler (void)
 - DMA1 Stream 4 Interrupt Handler.
- void DMA1_Stream5_IRQHandler (void)
 - DMA1 Stream 5 Interrupt Handler.
- void DMA1_Stream6_IRQHandler (void)
 - DMA1 Stream 6 Interrupt Handler.
- void DMA1_Stream7_IRQHandler (void)
 - DMA1 Stream 7 Interrupt Handler.
- void DMA2_Stream0_IRQHandler (void)
 - DMA2 Stream 0 Interrupt Handler.
- void DMA2 Stream1 IRQHandler (void)
 - DMA2 Stream 1 Interrupt Handler.
- void DMA2_Stream2_IRQHandler (void)
 - DMA2 Stream 2 Interrupt Handler.
- void DMA2 Stream3 IRQHandler (void)
 - DMA2 Stream 3 Interrupt Handler.
- void DMA2_Stream4_IRQHandler (void)

DMA2 Stream 4 Interrupt Handler.

void DMA2_Stream5_IRQHandler (void)

DMA2 Stream 5 Interrupt Handler.

void DMA2 Stream6 IRQHandler (void)

DMA2 Stream 6 Interrupt Handler.

void DMA2_Stream7_IRQHandler (void)

DMA2 Stream 7 Interrupt Handler.

void DMA Reset Flags (DMA Flags Typedef flag)

Resets all DMA flags in the provided DMA_Flags_Typedef structure.

• void DMA_Clock_Enable (DMA_Config *config)

Enables the clock for the specified DMA controller.

void DMA Clock Disable (DMA Config *config)

Disables the clock for the specified DMA controller.

void DMA Reset (DMA Config *config)

Resets the specified DMA controller.

int8 t DMA Init (DMA Config *config)

Initializes the DMA with the specified configuration.

void DMA Set Target (DMA Config *config)

Configures the target memory and peripheral for DMA transfers.

void DMA_Set_Trigger (DMA_Config *config)

Sets up and enables the DMA stream for data transfer.

• void DMA_Memory_To_Memory_Transfer (uint32_t *source, uint8_t source_data_size, uint8_t dest_data ← size, uint32 t *destination, bool source increment, bool destination increment, uint16 t length)

Performs a memory-to-memory data transfer using DMA.

Variables

- DMA_Flags_Typedef DMA1_Stream0_Flag
- DMA_Flags_Typedef DMA1_Stream1_Flag
- DMA_Flags_Typedef DMA1_Stream2_Flag
- DMA Flags Typedef DMA1_Stream3_Flag
- DMA Flags Typedef DMA1 Stream4 Flag
- DMA_Flags_Typedef DMA1_Stream5_Flag
- DMA Flags Typedef DMA1_Stream6_Flag
- DMA_Flags_Typedef DMA1_Stream7_Flag
- DMA_Flags_Typedef DMA2_Stream0_Flag
- DMA Flags Typedef DMA2 Stream1 Flag • DMA Flags Typedef DMA2 Stream2 Flag
- DMA_Flags_Typedef DMA2_Stream3_Flag
- DMA_Flags_Typedef DMA2_Stream4_Flag
- DMA_Flags_Typedef DMA2_Stream5_Flag DMA Flags Typedef DMA2 Stream6 Flag
- DMA_Flags_Typedef DMA2_Stream7_Flag

7.1 DMA.c File Reference 41

7.1.1 Detailed Description

DMA Driver Implementation for STM32F407VGT6.

This file provides the implementation of the DMA driver for the STM32F407VGT6 microcontroller. It includes functions to initialize DMA, handle DMA interrupts, configure DMA streams, and manage memory-to-memory transfers.

Version

1.0

Date

2024-08-21

Author

Your Name

Copyright

Copyright (c) 2024

7.1.2 Function Documentation

7.1.2.1 DMA1_Stream0_IRQHandler()

DMA1 Stream 0 Interrupt Handler.

This function handles the interrupt for DMA1 Stream 0. It checks the status flags for FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete, and clears the respective interrupt flag after handling it.

7.1.2.2 DMA1_Stream1_IRQHandler()

DMA1 Stream 1 Interrupt Handler.

This function handles the interrupt for DMA1 Stream 1. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA1_Stream1_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1.2.3 DMA1_Stream2_IRQHandler()

DMA1 Stream 2 Interrupt Handler.

This function handles the interrupt for DMA1 Stream 2. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA1_Stream2_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1.2.4 DMA1 Stream3 IRQHandler()

DMA1 Stream 3 Interrupt Handler.

This function handles the interrupt for DMA1 Stream 3. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA1_Stream3_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1.2.5 DMA1_Stream4_IRQHandler()

DMA1 Stream 4 Interrupt Handler.

This function handles the interrupt for DMA1 Stream 4. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA1_Stream4_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1.2.6 DMA1_Stream5_IRQHandler()

DMA1 Stream 5 Interrupt Handler.

This function handles the interrupt for DMA1 Stream 5. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA1_Stream5_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1 DMA.c File Reference 43

7.1.2.7 DMA1_Stream6_IRQHandler()

DMA1 Stream 6 Interrupt Handler.

This function handles the interrupt for DMA1 Stream 6. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA1_Stream6_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1.2.8 DMA1_Stream7_IRQHandler()

DMA1 Stream 7 Interrupt Handler.

This function handles the interrupt for DMA1 Stream 7. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA1_Stream7_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1.2.9 DMA2_Stream0_IRQHandler()

DMA2 Stream 0 Interrupt Handler.

This function handles the interrupt for DMA2 Stream 0. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA2_Stream0_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1.2.10 DMA2 Stream1_IRQHandler()

DMA2 Stream 1 Interrupt Handler.

This function handles the interrupt for DMA2 Stream 1. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA2_Stream1_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1.2.11 DMA2_Stream2_IRQHandler()

DMA2 Stream 2 Interrupt Handler.

This function handles the interrupt for DMA2 Stream 2. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA2_Stream2_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1.2.12 DMA2 Stream3 IRQHandler()

DMA2 Stream 3 Interrupt Handler.

This function handles the interrupt for DMA2 Stream 3. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA2_Stream3_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1.2.13 DMA2_Stream4_IRQHandler()

DMA2 Stream 4 Interrupt Handler.

This function handles the interrupt for DMA2 Stream 4. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA2_Stream4_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1.2.14 DMA2 Stream5 IRQHandler()

DMA2 Stream 5 Interrupt Handler.

This function handles the interrupt for DMA2 Stream 5. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA2_Stream5_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1 DMA.c File Reference 45

7.1.2.15 DMA2_Stream6_IRQHandler()

DMA2 Stream 6 Interrupt Handler.

This function handles the interrupt for DMA2 Stream 6. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA2_Stream6_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1.2.16 DMA2_Stream7_IRQHandler()

DMA2 Stream 7 Interrupt Handler.

This function handles the interrupt for DMA2 Stream 7. It checks the status flags for different events such as FIFO error, direct mode error, transfer error, half transfer complete, and transfer complete. For each event, it sets the corresponding flag in the DMA2_Stream7_Flag structure and clears the respective interrupt flag in the DMA interrupt flag clear register.

7.1.2.17 DMA_Clock_Disable()

Disables the clock for the specified DMA controller.

This function disables the clock for the DMA controller specified in the DMA_Config structure. It checks whether the controller is DMA1 or DMA2 and then disables the corresponding clock by clearing the appropriate bit in the RCC AHB1 peripheral clock enable register.

Parameters

```
in config Pointer to the DMA_Config structure that contains the DMA controller configuration.
```

7.1.2.18 DMA_Clock_Enable()

Enables the clock for the specified DMA controller.

This function enables the clock for the DMA controller specified in the ${\tt DMA_Config}$ structure. It checks whether the controller is ${\tt DMA1}$ or ${\tt DMA2}$ and then enables the corresponding clock by setting the appropriate bit in the RCC AHB1 peripheral clock enable register.

Parameters

in	config	Pointer to the DMA_	Config structure that contains the DMA controller configuration.
----	--------	---------------------	--

7.1.2.19 DMA_Init()

Initializes the DMA with the specified configuration.

This function configures the DMA stream with the settings provided in the DMA_Config structure. It enables the clock for the specified DMA controller, sets up the DMA channel, circular mode, flow control, priority level, data sizes, transfer direction, and interrupts. If interrupts are enabled, it also configures the NVIC for the corresponding DMA stream.

Parameters

ſ	in	config	Pointer to the DMA_	_Config structure containing the configuration parameters.
---	----	--------	---------------------	--

Returns

int8_t Returns 1 on successful initialization, or -1 if an error occurs.

7.1.2.20 DMA_Memory_To_Memory_Transfer()

```
void DMA_Memory_To_Memory_Transfer (
          uint32_t * source,
          uint8_t source_data_size,
          uint8_t dest_data_size,
          uint32_t * destination,
          bool source_increment,
          bool destination_increment,
          uint16_t length)
```

Performs a memory-to-memory data transfer using DMA.

This function configures and initiates a DMA transfer from a source memory location to a destination memory location. It sets up the data size, increment modes, and the length of the transfer. The function enables the DMA stream, waits for the transfer to complete, and then disables the stream.

Parameters

in	source	Pointer to the source memory location.
in	source_data_size	Size of the data at the source (8, 16, or 32 bits).
in	dest_data_size	Size of the data at the destination (8, 16, or 32 bits).
in	destination	Pointer to the destination memory location.
in	source_increment	If true, the source address will be incremented after each transfer.
in	destination_increment	If true, the destination address will be incremented after each transfer.
in	length	Number of data items to transfer.

7.1 DMA.c File Reference 47

7.1.2.21 DMA_Reset()

Resets the specified DMA controller.

This function resets the DMA controller specified in the DMA_Config structure. It checks whether the controller is DMA1 or DMA2 and then triggers a reset by setting the appropriate bit in the RCC AHB1 peripheral reset register.

Parameters

	in	config	Pointer to the DMA_	Config structure that contains the DMA controller configuration.	
--	----	--------	---------------------	--	--

7.1.2.22 DMA Reset Flags()

Resets all DMA flags in the provided DMA_Flags_Typedef structure.

This function sets all the flags in the provided DMA_Flags_Typedef structure to false, effectively resetting the state of the flags that monitor DMA events such as direct mode error, FIFO error, half transfer complete, transfer complete, and transfer error.

Parameters

```
flag | The DMA_Flags_Typedef structure whose flags are to be reset.
```

7.1.2.23 DMA Set_Target()

Configures the target memory and peripheral for DMA transfers.

This function sets up the DMA stream to transfer data between the specified memory and peripheral addresses. It configures the memory and peripheral data sizes, the number of data items to transfer, and the memory pointer increment mode. The function also clears the previous configurations for data size and memory increment before applying the new settings.

Parameters

```
in config Pointer to the DMA_Config structure containing the target configuration.
```

7.1.2.24 DMA_Set_Trigger()

Sets up and enables the DMA stream for data transfer.

This function configures the DMA stream trigger by clearing any pending interrupt flags for the specified stream and then enables the stream for data transfer. The function determines which register to modify (LIFCR or HIFCR) based on the stream number and the DMA controller (DMA1 or DMA2).

Parameters

in config Pointer to the DMA_Config structure that contains the configuration settings.

7.2 DMA.h File Reference

Header file for the DMA driver.

```
#include "main.h"
#include "DMA_Defs.h"
```

Data Structures

struct DMA_Config
 DMA configuration structure.

Typedefs

 typedef struct DMA_Config DMA_Config DMA configuration structure.

Functions

- void DMA_Clock_Enable (DMA_Config *config)
 - Enables the clock for the specified DMA controller.
- void DMA_Clock_Disable (DMA_Config *config)

Disables the clock for the specified DMA controller.

void DMA_Reset (DMA_Config *config)

Resets the specified DMA controller.

void DMA_Reset_Flags (DMA_Flags_Typedef flag)

Resets all DMA flags in the provided DMA_Flags_Typedef structure.

• int8 t DMA Init (DMA Config *config)

Initializes the DMA with the specified configuration.

void DMA_Set_Target (DMA_Config *config)

Configures the target memory and peripheral for DMA transfers.

void DMA_Set_Trigger (DMA_Config *config)

Sets up and enables the DMA stream for data transfer.

void DMA_Memory_To_Memory_Transfer (uint32_t *source, uint8_t source_data_size, uint8_t dest_data_

 size, uint32_t *destination, bool source_increment, bool destination_increment, uint16_t length)

Performs a memory-to-memory data transfer using DMA.

7.2 DMA.h File Reference 49

Variables

```
    DMA_Flags_Typedef DMA1_Stream0_Flag
```

- DMA_Flags_Typedef DMA1_Stream1_Flag
- DMA_Flags_Typedef DMA1_Stream2_Flag
- DMA_Flags_Typedef DMA1_Stream3_Flag
- DMA Flags Typedef DMA1 Stream4 Flag
- DMA_Flags_Typedef DMA1_Stream5_Flag
- DMA_Flags_Typedef DMA1_Stream6_Flag
- DMA_Flags_Typedef DMA1_Stream7_Flag
- DMA_Flags_Typedef DMA2_Stream0_Flag
- DMA_Flags_Typedef DMA2_Stream1_Flag
- DMA_Flags_Typedef DMA2_Stream2_Flag
- DMA_Flags_Typedef DMA2_Stream3_Flag
- DMA_Flags_Typedef DMA2_Stream4_Flag
- DMA_Flags_Typedef DMA2_Stream5_Flag
- DMA_Flags_Typedef DMA2_Stream6_Flag
- DMA_Flags_Typedef DMA2_Stream7_Flag

7.2.1 Detailed Description

Header file for the DMA driver.

Author

Kunal Salvi

This file contains the function prototypes and data structures for configuring and using the DMA peripheral. It supports functions for initializing the DMA, setting up memory-to-memory transfers, and managing DMA flags and interrupts.

Version

1.0

Date

2024-08-22

Copyright

Copyright (c) 2024

7.2.2 Typedef Documentation

7.2.2.1 DMA_Config

typedef struct DMA_Config DMA_Config

DMA configuration structure.

This structure contains the configuration parameters for the DMA peripheral, including settings for flow control, transfer direction, priority level, circular mode, interrupts, memory and peripheral data sizes, and addresses.

7.2.3 Function Documentation

7.2.3.1 DMA_Clock_Disable()

Disables the clock for the specified DMA controller.

7.2 DMA.h File Reference 51

Parameters

in	config	Pointer to the DMA_Config structure containing the DMA controller settings.	.]
----	--------	---	-----

This function disables the clock for the DMA controller specified in the DMA_Config structure. It checks whether the controller is DMA1 or DMA2 and then disables the corresponding clock by clearing the appropriate bit in the RCC AHB1 peripheral clock enable register.

Parameters

Ī	in	config	Pointer to the DMA_	Config structure that contains the DMA controller configuration.
---	----	--------	---------------------	--

7.2.3.2 DMA_Clock_Enable()

Enables the clock for the specified DMA controller.

Parameters

|--|

This function enables the clock for the DMA controller specified in the $\mathtt{DMA_Config}$ structure. It checks whether the controller is $\mathtt{DMA1}$ or $\mathtt{DMA2}$ and then enables the corresponding clock by setting the appropriate bit in the RCC AHB1 peripheral clock enable register.

Parameters

	in	config	Pointer to the DMA_Config structure that contains the DMA controller configuration.	Pointer to the DMA_0
--	----	--------	---	----------------------

7.2.3.3 DMA_Init()

Initializes the DMA with the specified configuration.

Parameters

	in	config	Pointer to the DMA_Config structure containing the configuration parameter	ters.
--	----	--------	--	-------

Returns

int8_t Returns 1 on successful initialization, or -1 if an error occurs.

This function configures the DMA stream with the settings provided in the DMA_Config structure. It enables the clock for the specified DMA controller, sets up the DMA channel, circular mode, flow control, priority level, data sizes, transfer direction, and interrupts. If interrupts are enabled, it also configures the NVIC for the corresponding DMA stream.

Parameters

in	config	Pointer to the DMA_	Config structure containing the configuration parameters.
----	--------	---------------------	---

Returns

int8_t Returns 1 on successful initialization, or -1 if an error occurs.

7.2.3.4 DMA_Memory_To_Memory_Transfer()

```
void DMA_Memory_To_Memory_Transfer (
          uint32_t * source,
          uint8_t source_data_size,
          uint8_t dest_data_size,
          uint32_t * destination,
          bool source_increment,
          bool destination_increment,
          uint16_t length)
```

Performs a memory-to-memory data transfer using DMA.

Parameters

in	source	Pointer to the source memory location.
in	source_data_size	Size of the data at the source (8, 16, or 32 bits).
in	dest_data_size	Size of the data at the destination (8, 16, or 32 bits).
in	destination	Pointer to the destination memory location.
in	source_increment	If true, the source address will be incremented after each transfer.
in	destination_increment	If true, the destination address will be incremented after each transfer.
in	length	Number of data items to transfer.

This function configures and initiates a DMA transfer from a source memory location to a destination memory location. It sets up the data size, increment modes, and the length of the transfer. The function enables the DMA stream, waits for the transfer to complete, and then disables the stream.

Parameters

in	source	Pointer to the source memory location.
in	source_data_size	Size of the data at the source (8, 16, or 32 bits).
in	dest_data_size	Size of the data at the destination (8, 16, or 32 bits).
in	destination	Pointer to the destination memory location.
in	source_increment	If true, the source address will be incremented after each transfer.
in	destination_increment	If true, the destination address will be incremented after each transfer.
in	length	Number of data items to transfer.

7.2.3.5 DMA_Reset()

Resets the specified DMA controller.

7.2 DMA.h File Reference 53

Parameters

111 Cornig Pointer to the DMA_Cornig structure containing the DMA controller settings	in	config	Pointer to the DMA	Config structure containing the DMA controller settings.
---	----	--------	--------------------	--

This function resets the DMA controller specified in the DMA_Config structure. It checks whether the controller is DMA1 or DMA2 and then triggers a reset by setting the appropriate bit in the RCC AHB1 peripheral reset register.

Parameters

ſ	in	config	Pointer to the DMA_	Config structure that contains the DMA controller configuration.	
---	----	--------	---------------------	--	--

7.2.3.6 DMA_Reset_Flags()

Resets all DMA flags in the provided DMA_Flags_Typedef structure.

Parameters

flag The DMA_Flags_Typedef structure whose flags are to be reset.

This function sets all the flags in the provided DMA_Flags_Typedef structure to false, effectively resetting the state of the flags that monitor DMA events such as direct mode error, FIFO error, half transfer complete, transfer complete, and transfer error.

Parameters

```
flag  The DMA_Flags_Typedef structure whose flags are to be reset.
```

7.2.3.7 DMA_Set_Target()

Configures the target memory and peripheral for DMA transfers.

Parameters

ſ	in	config	Pointer to the DMA_Config structure containing the target configuration.
			· · · · · · · · · · · · · · · · · · ·

This function sets up the DMA stream to transfer data between the specified memory and peripheral addresses. It configures the memory and peripheral data sizes, the number of data items to transfer, and the memory pointer increment mode. The function also clears the previous configurations for data size and memory increment before applying the new settings.

Parameters

ir	config	Pointer to the DMA_	_Config structure containing the target configuration.
----	--------	---------------------	--

7.2.3.8 DMA_Set_Trigger()

Sets up and enables the DMA stream for data transfer.

Parameters

|--|

This function configures the DMA stream trigger by clearing any pending interrupt flags for the specified stream and then enables the stream for data transfer. The function determines which register to modify (LIFCR or HIFCR) based on the stream number and the DMA controller (DMA1 or DMA2).

Parameters

```
in config Pointer to the DMA_Config structure that contains the configuration settings.
```

7.3 DMA.h

Go to the documentation of this file.

```
00001
00110 #ifndef DMA H
00111 #define DMA H
00112
00113 #include "main.h"
00114 #include "DMA_Defs.h"
00115
00119 extern DMA_Flags_Typedef DMA1_Stream0_Flag;
00120 extern DMA_Flags_Typedef DMA1_Stream2_Flag;
00121 extern DMA_Flags_Typedef DMA1_Stream2_Flag;
00122 extern DMA_Flags_Typedef DMA1_Stream3_Flag;
00123 extern DMA_Flags_Typedef DMA1_Stream4_Flag;
00124 extern DMA_Flags_Typedef DMA1_Stream5_Flag;
00125 extern DMA_Flags_Typedef DMA1_Stream6_Flag;
00126 extern DMA_Flags_Typedef DMA1_Stream7_Flag;
00127
00128 extern DMA_Flags_Typedef DMA2_Stream0_Flag;
00129 extern DMA_Flags_Typedef DMA2_Stream1_Flag;
00130 extern DMA_Flags_Typedef DMA2_Stream2_Flag;
00131 extern DMA_Flags_Typedef DMA2_Stream3_Flag;
00132 extern DMA_Flags_Typedef DMA2_Stream4_Flag;
00133 extern DMA_Flags_Typedef DMA2_stream6_Flag;
00134 extern DMA_Flags_Typedef DMA2_stream6_Flag;
00135 extern DMA_Flags_Typedef DMA2_Stream7_Flag;
00145 typedef struct DMA_Config
00146 {
00147
           DMA_Request Request;
           uint32_t flow_control;
uint32_t transfer_direction;
00148
00149
00150
           uint32_t priority_level;
00151
           uint32_t circular_mode;
00152
           uint32_t interrupts;
           uint16_t memory_pointer_increment;
uint16_t peripheral_pointer_increment;
uint32_t peripheral_data_size;
00153
00154
00155
00156
           uint32_t memory_data_size;
```

```
uint32_t peripheral_address;
00158
         uint32_t memory_address;
00159
         uint16_t buffer_length;
00160 } DMA_Config;
00161
00167 void DMA_Clock_Enable(DMA_Config *config);
00168
00174 void DMA_Clock_Disable(DMA_Config *config);
00175
00181 void DMA_Reset(DMA_Config *config);
00182
00188 void DMA_Reset_Flags(DMA_Flags_Typedef flag);
00189
00197 int8_t DMA_Init (DMA_Config *config);
00198
00204 void DMA_Set_Target(DMA_Config *config);
00205
00211 void DMA_Set_Trigger(DMA_Config *config);
00224 void DMA_Memory_To_Memory_Transfer(uint32_t *source,
00225
                                uint8_t source_data_size, uint8_t dest_data_size,
00226
                                uint32_t *destination, bool source_increment,
00227
                                bool destination_increment, uint16_t length);
00228
00229 #endif /* DMA_H_ */
```

7.4 DMA_Defs.h File Reference

DMA Configuration Definitions for STM32F407VGT6.

```
#include "main.h"
```

Data Structures

struct DMA_Flags_Typedef

DMA Flags Structure.

struct DMA Request

DMA Request Structure.

• struct DMA_Configuration

DMA Configuration Structure.

• struct DMA_Configuration::Request

DMA Request Channels.

struct DMA_Configuration::Flow_Control

Flow Control Configuration.

struct DMA_Configuration::Transfer_Direction

Transfer Direction Configuration.

struct DMA_Configuration::Priority_Level

Priority Level Configuration.

• struct DMA_Configuration::Peripheral_Data_Size

Peripheral Data Size Configuration.

struct DMA_Configuration::Memory_Data_Size

Memory Data Size Configuration.

• struct DMA_Configuration::Circular_Mode

Circular Mode Configuration.

struct DMA_Configuration::DMA_Interrupts

DMA Interrupt Configuration.

• struct DMA_Configuration::Memory_Pointer_Increment

Memory Pointer Increment Configuration.

struct DMA_Configuration::Peripheral_Pointer_Increment

Peripheral Pointer Increment Configuration.

Typedefs

typedef struct DMA_Flags_Typedef DMA_Flags_Typedef
 DMA Flags Structure.

typedef struct DMA_Request DMA_Request

DMA Request Structure.

7.4.1 Detailed Description

DMA Configuration Definitions for STM32F407VGT6.

This file contains the definitions and structures required for configuring the DMA (Direct Memory Access) controller on the STM32F407VGT6 microcontroller. It includes various configurations such as request channels, flow control, transfer direction, priority levels, and interrupt settings.

Version

1.0

Date

2024-08-21

Author

Your Name

Copyright

Copyright (c) 2024

7.4.2 Typedef Documentation

7.4.2.1 DMA_Flags_Typedef

```
typedef struct DMA_Flags_Typedef DMA_Flags_Typedef
```

DMA Flags Structure.

This structure contains flags that indicate the status of a DMA transfer. These flags are used to monitor and handle various states of the DMA transfer process.

7.4.2.2 DMA_Request

```
typedef struct DMA_Request DMA_Request
```

DMA Request Structure.

This structure contains the configuration for a specific DMA request, including the DMA controller, stream, and channel associated with the request.

7.5 DMA_Defs.h 57

7.5 DMA Defs.h

Go to the documentation of this file.

```
00001
00017 #ifndef DMA DEFS H
00018 #define DMA_DEFS_H_
00020 #include "main.h"
00021
00028 typedef struct DMA_Flags_Typedef
00029 {
          bool Transfer_Complete_Flag;
00030
          bool Half_Transfer_Complete_Flag;
00032
          bool Transfer_Error_Flag;
00033
          bool Direct_Mode_Error_Flag;
00034
          bool Fifo_Error_Flag;
00036 }DMA_Flags_Typedef;
00037
00044 typedef struct DMA_Request {
00045
          DMA_TypeDef *Controller;
00046
          DMA_Stream_TypeDef *Stream;
00047
          uint8_t channel;
00048 } DMA_Request;
00049
00050
00058 static const struct DMA_Configuration {
00059
00066
          struct Request{
00067
          DMA_Request SPI3_RX;
00068
00069
          DMA_Request SPI3_TX;
00070
          DMA_Request SPI2_RX;
00071
          DMA_Request SPI2_TX;
00072
          DMA_Request SPI1_RX;
00073
          DMA_Request SPI1_TX;
00074
          DMA_Request I2S2_RX;
00075
          DMA_Request I2S2_TX;
00076
          DMA_Request I2S3_RX;
00077
          DMA_Request I2S3_TX;
00078
          DMA_Request I2C1_RX;
00079
          DMA_Request I2C1_TX;
          DMA_Request I2C2_RX;
00080
00081
          DMA_Request I2C2_TX;
          DMA_Request I2C3_RX;
00082
00083
          DMA_Request I2C3_TX;
00084
          DMA_Request USART1_RX;
00085
          DMA_Request USART1_TX;
00086
          DMA_Request USART2_RX;
          DMA_Request USART2_TX;
00087
00088
          DMA_Request USART3_RX;
          DMA_Request USART3_TX;
00089
00090
          DMA_Request UART4_RX;
00091
          DMA_Request UART4_TX;
00092
          DMA_Request UART5_RX;
          DMA_Request UART5_TX;
00093
00094
          DMA_Request UART6_RX;
00095
          DMA_Request UART6_TX;
00096
          DMA_Request UART7_RX;
00097
          DMA_Request UART7_TX;
00098
          DMA_Request UART8_RX;
00099
          DMA Request UART8 TX:
00100
          DMA_Request TIM1_UP;
          DMA_Request TIM1_CH1;
00102
          DMA_Request TIM1_CH2;
00103
          DMA_Request TIM1_CH3;
00104
          DMA_Request TIM1_CH4;
          DMA_Request TIM1_TRIG;
DMA_Request TIM1_COM;
00105
00106
          DMA_Request TIM8_UP;
00107
00108
          DMA_Request TIM8_CH1;
00109
          DMA_Request TIM8_CH2;
00110
          DMA_Request TIM8_CH3;
          DMA_Request TIM8_CH4;
00111
          DMA_Request TIM8_TRIG;
00112
00113
          DMA_Request TIM8_COM;
00114
          DMA_Request TIM2_UP;
00115
          DMA_Request TIM2_CH1;
00116
          DMA_Request TIM2_CH2;
          DMA_Request TIM2_CH3;
DMA_Request TIM2_CH4;
00117
00118
          DMA_Request TIM3_CH1;
00119
00120
          DMA_Request TIM3_CH2;
00121
          DMA_Request TIM3_CH3;
00122
          DMA_Request TIM3_CH4;
00123
          DMA_Request TIM3_UP;
```

```
00124
           DMA_Request TIM3_TRIG;
          DMA_Request TIM4_CH1;
DMA_Request TIM4_CH2;
00125
00126
          DMA_Request TIM4_CH3;
DMA_Request TIM4_UP;
DMA_Request TIM5_CH1;
00127
00128
00129
00130
           DMA_Request TIM5_CH2;
00131
           DMA_Request TIM5_CH3;
00132
           DMA_Request TIM5_CH4;
          DMA_Request TIM5_UP;
DMA_Request TIM5_TRIG;
00133
00134
           DMA_Request TIM6_UP;
00135
00136
           DMA_Request TIM7_UP;
00137
           DMA_Request _DAC1;
00138
           DMA_Request _DAC2;
00139
           DMA_Request SDIO_RXTX;
           DMA_Request _DCMI;
00140
           DMA_Request _ADC1;
DMA_Request _ADC2;
00141
00142
           DMA_Request _ADC3;
00143
00144
           }Request;
00145
           struct Flow Control
00152
00153
00154
               uint32_t DMA_Control;
00155
               uint32_t Peripheral_Control;
00156
           }Flow_Control;
00157
00164
          struct Transfer_Direction {
00165
               uint32_t Peripheral_to_memory;
               uint32_t Memory_to_peripheral;
uint32_t Memory_to_memory;
00166
00167
00168
          } Transfer_Direction;
00169
00176
           struct Priority_Level {
            uint32_t Low;
uint32_t Medium;
00177
00178
               uint32_t High;
00180
               uint32_t Very_high;
00181
          } Priority_Level;
00182
00189
           struct Peripheral Data Size
00190
00191
               uint32_t byte;
00192
               uint32_t half_word;
00193
               uint32_t word;
00194
           }Peripheral_Data_Size;
00195
00202
           struct Memory_Data_Size
00203
00204
               uint32_t byte;
00205
               uint32_t half_word;
00206
               uint32_t word;
00207
           }Memory_Data_Size;
00208
00215
           struct Circular_Mode
00216
00217
               uint32_t Enable;
00218
               uint32_t Disable;
00219
           }Circular_Mode;
00220
00228
           struct DMA Interrupts
00229
00230
               uint32_t Transfer_Complete;
00231
               uint32_t Half_Transfer_Complete;
00232
               uint32_t Transfer_Error;
00233
               uint32_t Direct_Mode_Error;
               uint32_t Fifo_Error;
00234
               uint32_t Disable;
00235
00236
           }DMA_Interrupts;
00237
00244
           struct Memory_Pointer_Increment
00245
               uint32_t Enable;
00246
               uint32_t Disable;
00247
00248
           }Memory_Pointer_Increment;
00249
00256
           struct Peripheral_Pointer_Increment {
               uint32_t Enable;
uint32_t Disable;
00257
00258
00259
           } Peripheral_Pointer_Increment;
00260
00261
00262 } DMA_Configuration = {
00263
00264
               .Circular Mode = {
00265
```

7.5 DMA_Defs.h 59

```
00266
                        .Enable = 1 « DMA_SxCR_CIRC_Pos,
00267
                        .Disable = 0 « DMA_SxCR_CIRC_Pos,
00268
                   },
00269
00270
               .Memory_Pointer_Increment = {
00271
                        .Enable = 1 « 10,
00272
                        .Disable = 0 \ll 10,
00273
00274
               .Peripheral_Pointer_Increment = {
00275
00276
                        .Enable = 1 « 9,
.Disable = 0 « 9,
00277
00278
               },
00279
00280
               .DMA_Interrupts = {
00281
                       .Transfer_Complete = 1 « 4,
                        .Half_Transfer_Complete = 1 \times 3,
00282
                        .Transfer_Error = 1 « 2,
.Direct_Mode_Error = 1 « 1,
00283
00284
00285
                        .Fifo_Error = 1 \ll 7,
00286
                        .Disable = 0 \ll 1,
00287
               },
00288
00289
               .Flow_Control = {
00290
                        .DMA_Control = 0 « 5,
00291
                        .Peripheral_Control = 1 « 5,
00292
00293
00294
                .Transfer_Direction =
00295
                    .Peripheral_to_memory = 0 « 6,
.Memory_to_peripheral = 1 « 6,
00296
00297
00298
                    .Memory_to_memory = 2 « 6,
00299
               },
00300
00301
               .Priority_Level =
00302
               {
00303
                    .Low = 0 \ll 16,
00304
                    .Medium = 1 \ll 16,
                    .High = 2 \ll 16,
00305
00306
                    .Very_high = 3 \ll 16,
00307
               },
00308
00309
               .Memory_Data_Size = {
00310
00311
                        .byte = 0 \ll 13,
00312
                        .half_word = 1 \ll 13,
                        .word = 2 \ll 13,
00313
00314
00315
               }.
00316
00317
               .Peripheral_Data_Size = {
00318
                       .byte = 0 \ll 11,
00319
                        .half_word = 1 \ll 11,
00320
                        .word = 2 « 11,
00321
               },
00322
00323
               .Request = {
00324
                        .SPI3_RX = {
00325
                                 .Controller = DMA1,
00326
                                 .Stream = DMA1_Stream0, // DMA1_Stream2
00327
00328
                                 .channel = 0,
00329
                        },
00330
00331
                        .SPI3_TX = \{
                                 .Controller = DMA1,
00332
00333
                                  .Stream = DMA1_Stream5, // DMA1_Stream7
                                 .channel = 0,
00334
00335
                        },
00336
00337
                        .SPI2\_RX = {
                                 .Controller = DMA1,
00338
                                 .Stream = DMA1_Stream3,
.channel = 0,
00339
00340
00341
                        },
00342
00343
                        .SPI2_TX = {
                                 .Controller = DMA1,
00344
                                 .Stream = DMA1_Stream4,
.channel = 0,
00345
00346
00347
                        },
00348
00349
                        .SPI1_RX = {
                                 .Controller = DMA2,
00350
                                 .Stream = DMA2_Stream0, // DMA2_Stream2
00351
                                  .channel = 3,
00352
```

```
00353
                         },
00354
00355
                          .SPI1_TX = {
00356
                                  .Controller = DMA2,
                                   .stream = DMA2_stream3, // DMA2_stream5
.channel = 3,
00357
00358
00359
                         },
00360
00361
                          .I2S2_RX = {
                                   .Controller = DMA1,
00362
                                   .Stream = DMA1_Stream3,
.channel = 3,
00363
00364
00365
                         },
00366
00367
                          .I2S2_TX = {
00368
                                  .Controller = DMA1,
                                   .Stream = DMA1_Stream4,
.channel = 3,
00369
00370
00371
                         },
00372
00373
                          .I2S3_RX = {
                                  .Controller = DMA1,
00374
                                   .Stream = DMA1_Stream2,
.channel = 2,
00375
00376
00377
                         },
00378
00379
                          .I2S3_TX = {
00380
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream7,
.channel = 0,
00381
00382
00383
                         }.
00384
00385
                          .I2C1_RX = {
                                   .Controller = DMA1,
00386
                                   .stream = DMA1_Stream0, // DMA1_Stream5
.channel = 1,
00387
00388
00389
                         },
00390
00391
                          .I2C1_TX = {
00392
                                  .Controller = DMA1,
                                   .Stream = DMA1_Stream6, // DMA1_Stream7
.channel = 1,
00393
00394
00395
                         },
00396
00397
                         .I2C2_RX = {
00398
                                  .Controller = DMA1,
                                   .Stream = DMA1_Stream2,
.channel = 7,
00399
00400
00401
                         }.
00402
00403
                          .I2C2_TX = {
00404
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream7,
.channel = 7,
00405
00406
00407
                         },
00408
00409
                          .I2C3_RX = {
00410
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream2,
.channel = 3,
00411
00412
00413
                         },
00414
00415
                          .I2C3_TX = {
00416
                                  .Controller = DMA1,
00417
                                   .Stream = DMA1_Stream4,
                                   .channel = 3,
00418
00419
                         },
00420
00421
                          .USART1_RX = {
00422
                                   .Controller = DMA2,
                                   .Stream = DMA2_Stream2,
.channel = 4,
00423
00424
00425
                         },
00426
00427
                          .USART1_TX = {
00428
                                   .Controller = DMA2,
00429
                                   .Stream = DMA2_Stream7,
00430
                                   .channel = 4,
00431
                         },
00432
00433
                          .USART2_RX = {
00434
                                   .Controller = DMA1,
                                  .Stream = DMA1_Stream5,
.channel = 4,
00435
00436
00437
                         },
00438
00439
                          .USART2_TX = {
```

7.5 DMA_Defs.h 61

```
00440
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream6,
.channel = 4,
00441
00442
00443
                          },
00444
00445
                          .USART3_RX = {
                                   .Controller = DMA1,
00447
                                   .Stream = DMA1_Stream1,
                                   .channel = 4,
00448
00449
                          },
00450
                          .USART3_TX = {
00451
                                   .Controller = DMA1,
00452
                                   .Stream = DMA1_Stream3,
.channel = 4,
00453
00454
00455
                          },
00456
00457
                          .UART4_RX = {
                                   .Controller = DMA1,
00458
00459
                                   .Stream = DMA1_Stream2,
00460
                                   .channel = 4,
00461
                          },
00462
00463
                          .UART4_{TX} = {
00464
                                   .Controller = DMA1,
00465
                                   .Stream = DMA1_Stream4,
.channel = 4,
00466
00467
                          },
00468
00469
                          .UART5_RX = \{
                                   .Controller = DMA1,
00470
                                   .Stream = DMA1_Stream0,
.channel = 4,
00471
00472
00473
                          },
00474
                          .UART5_TX = {
00475
00476
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream7,
00478
                                   .channel = 4,
00479
                          },
00480
00481
                          .UART6_RX = \{
                                  .Controller = DMA2,
00482
                                   .Stream = DMA2_Stream1,
.channel = 5,
00483
00484
00485
                          },
00486
                          .UART6_TX = {
00487
                                   .Controller = DMA2,
00488
                                   .Stream = DMA2_Stream6,
.channel = 5,
00489
00490
00491
00492
00493
                          .UART7_RX = \{
                                   .Controller = DMA1,
00494
                                   .Stream = DMA1_Stream3,
.channel = 5,
00495
00496
00497
00498
                          .UART7_{TX} = {
00499
                                   .Controller = DMA1,
00500
00501
                                   .Stream = DMA1_Stream1,
00502
                                   .channel = 5,
00503
                          },
00504
00505
                          .UART8_RX = \{
                                  .Controller = DMA1,
00506
00507
                                   .Stream = DMA1_Stream6,
                                   .channel = 5,
00508
00509
                          },
00510
00511
                          .UART8_TX = \{
                                   .Controller = DMA1,
.Stream = DMA1_Stream0,
.channel = 5,
00512
00513
00514
00515
00516
00517
                          .TIM1_UP = {
                                   .Controller = DMA2,
00518
                                   .Stream = DMA2_Stream5,
.channel = 6,
00519
00520
                          },
00522
00523
                          .TIM2_UP = {
00524
                                   .Controller = DMA1,
00525
                                   .Stream = DMA1_Stream6,
.channel = 3,
00526
```

```
},
00528
                          .TIM3_CH1 = {
00529
                                  .Controller = DMA1,
00530
                                   .Stream = DMA1_Stream4,
.channel = 5,
00531
00532
00533
                          },
00534
00535
                          .TIM3\_CH2 = {
                                   .Controller = DMA1,
00536
                                   .Stream = DMA1_Stream5,
.channel = 5,
00537
00538
00539
                          },
00540
00541
                          .TIM3_CH3 = \{
00542
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream6,
.channel = 5,
00543
00544
00545
                          },
00546
00547
                          .TIM3\_CH4 = {
                                   .Controller = DMA1,
00548
                                   .Stream = DMA1_Stream2,
.channel = 5,
00549
00550
00551
                          },
00552
00553
                          .TIM4_CH1 = {
00554
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream0,
.channel = 2,
00555
00556
00557
                          }.
00558
00559
                          .TIM4\_CH2 = {
                                   .Controller = DMA1,
00560
                                   .Stream = DMA1_Stream3,
.channel = 2,
00561
00562
00563
                          },
00564
00565
                          .TIM4\_CH3 = {
00566
                                  .Controller = DMA1,
                                   .Stream = DMA1_Stream7,
.channel = 2,
00567
00568
00569
                          },
00570
00571
                          .TIM4\_UP = {
00572
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream6,
.channel = 2,
00573
00574
00575
                          }.
00576
                          .TIM5_CH1 = {
00578
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream2,
.channel = 6,
00579
00580
00581
                          },
00582
                          .TIM5_CH2 = {
00584
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream4,
.channel = 6,
00585
00586
00587
                          },
00588
00589
                          .TIM5_CH3 = {
00590
                                   .Controller = DMA1,
00591
                                   .Stream = DMA1_Stream0,
                                   .channel = 6,
00592
00593
                          },
00594
00595
                          .TIM5_UP = {
00596
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream6,
.channel = 6,
00597
00598
00599
                          },
00600
00601
                          .TIM6 UP = {
00602
                                   .Controller = DMA1,
00603
                                   .Stream = DMA1_Stream1,
00604
                                   .channel = 7,
00605
                          },
00606
00607
                          .TIM7_UP = {
00608
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream2,
.channel = 1,
00609
00610
00611
                          },
00612
00613
                          ._DAC2 = {
```

7.5 DMA_Defs.h 63

```
00614
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream5,
.channel = 7,
00615
00616
00617
                          },
00618
00619
                          ._DAC2 = {
00620
                                   .Controller = DMA1,
00621
                                   .Stream = DMA1_Stream6,
                                   .channel = 7,
00622
00623
                          },
00624
                          .SDIO_RXTX = {
00625
                                   .Controller = DMA2,
00626
                                   .Stream = DMA2_Stream3,
.channel = 4,
00627
00628
00629
                          },
00630
                          ._DCMI = {
00631
                                   .Controller = DMA2,
00632
00633
                                   .Stream = DMA2_Stream1,
00634
                                   .channel = 1,
00635
                          },
00636
                          ._ADC1 = {
00637
00638
                                   .Controller = DMA2,
00639
                                   .Stream = DMA2_Stream0,
.channel = 0,
00640
00641
                          },
00642
00643
                          ._ADC2 = {
00644
                                   .Controller = DMA2,
                                   .Stream = DMA2_Stream2,
.channel = 1,
00645
00646
00647
                          },
00648
                          ._ADC3 = {
00649
00650
                                   .Controller = DMA2,
00651
                                   .Stream = DMA2_Stream1,
00652
                                   .channel = 2,
00653
                          },
00654
00655
                          .TIM1_UP = \{
                                   .Controller = DMA2,
00656
                                   .Stream = DMA2_Stream5,
.channel = 6,
00657
00658
00659
                          },
00660
                          .TIM1_CH1 = {
00661
                                   .Controller = DMA2,
00662
                                   .Stream = DMA2_Stream1,
.channel = 6,
00663
00664
00665
00666
                          .TIM1_CH2 = {
    .Controller = DMA2,
00667
00668
                                   .Stream = DMA2_Stream6,
.channel = 6,
00669
00670
00671
00672
                          .TIM1_CH3 = {
00673
                                   .Controller = DMA2,
00674
00675
                                   .Stream = DMA2_Stream6,
00676
                                   .channel = 6,
00677
00678
00679
                          .TIM1_CH4 = {
                                   .Controller = DMA2,
00680
00681
                                   .Stream = DMA2_Stream4,
                                   .channel = 6,
00682
                          },
00684
00685
                          .TIM1_TRIG = {
                                   .Controller = DMA2,
.Stream = DMA2_Stream0,
.channel = 6,
00686
00687
00688
00689
                          },
00690
00691
                          .TIM1_COM = {
                                   .Controller = DMA2,
00692
                                   .Stream = DMA2_Stream0,
.channel = 6,
00693
00694
00695
                          },
00696
00697
                          .TIM8_UP = {
00698
                                   .Controller = DMA2,
00699
                                   .Stream = DMA2_Stream1,
.channel = 7,
00700
```

```
00701
                          },
00702
00703
                          .TIM8_CH1 = {
00704
                                  .Controller = DMA2,
                                   .Stream = DMA2_Stream2,
.channel = 7,
00705
00706
00707
                          },
00708
00709
                          .TIM8_CH2 = {
                                   .Controller = DMA2,
00710
00711
                                   .Stream = DMA2_Stream4,
.channel = 7,
00712
00713
                          },
00714
00715
                          .TIM8_CH3 = \{
00716
                                   .Controller = DMA2,
                                   .Stream = DMA2_Stream6,
.channel = 7,
00717
00718
                          },
00720
00721
                          .TIM8\_CH4 = {
                                   .Controller = DMA2,
00722
                                   .Stream = DMA2_Stream7,
.channel = 7,
00723
00724
00725
                          },
00726
00727
                          .TIM8_TRIG = {
00728
                                   .Controller = DMA2,
                                   .Stream = DMA2_Stream1,
.channel = 7,
00729
00730
00731
                          }.
00732
00733
                          .TIM8_COM = {
                                   .Controller = DMA2,
00734
                                   .Stream = DMA2_Stream1,
.channel = 7,
00735
00736
00737
                          },
00738
00739
                          .TIM2_UP = {
00740
                                  .Controller = DMA1,
                                   .Stream = DMA1_Stream6,
.channel = 3,
00741
00742
00743
                          },
00744
00745
                          .TIM2\_CH1 = {
00746
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream5,
.channel = 3,
00747
00748
00749
                          }.
00750
00751
                          .TIM2_CH2 = {
00752
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream7,
.channel = 3,
00753
00754
00755
                          },
00756
00757
                          .TIM2\_CH3 = {
00758
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream1,
.channel = 3,
00759
00760
00761
                          },
00762
00763
                          .TIM2\_CH4 = {
00764
                                  .Controller = DMA1,
00765
                                   .Stream = DMA1_Stream7,
00766
                                   .channel = 3,
00767
                          },
00768
00769
                          .TIM3_CH1 = {
00770
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream4,
.channel = 5,
00771
00772
00773
                          },
00774
00775
                          .TIM3 CH2 = {
00776
                                   .Controller = DMA1,
00777
                                   .Stream = DMA1_Stream5,
00778
                                   .channel = 5,
00779
                          },
00780
00781
                          .TIM3_CH3 = {
00782
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream6,
.channel = 5,
00783
00784
00785
                          },
00786
00787
                          .TIM3_CH4 = {
```

7.5 DMA_Defs.h 65

```
00788
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream2,
.channel = 5,
00789
00790
00791
                          },
00792
00793
                          .TIM3_UP = {
00794
                                   .Controller = DMA1,
00795
                                   .Stream = DMA1_Stream2,
                                   .channel = 5,
00796
00797
                          },
00798
00799
                          .TIM3_TRIG = {
00800
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream5,
.channel = 5,
00801
00802
00803
                          },
00804
00805
                          .TIM4\_CH1 = {
00806
                                   .Controller = DMA1,
00807
                                   .Stream = DMA1_Stream0,
00808
                                   .channel = 2,
00809
                          },
00810
00811
                          .TIM4\_CH2 = {
00812
                                   .Controller = DMA1,
00813
                                   .Stream = DMA1_Stream3,
.channel = 2,
00814
00815
                          },
00816
00817
                          .TIM4\_CH3 = {
                                   .Controller = DMA1,
00818
                                   .Stream = DMA1_Stream7,
.channel = 2,
00819
00820
00821
                          },
00822
                          .TIM4_UP = {
00823
00824
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream6,
00826
                                   .channel = 2,
00827
                          },
00828
00829
                          .TIM5\_CH1 = {
                                  .Controller = DMA1,
00830
                                   .Stream = DMA1_Stream2,
.channel = 6,
00831
00832
00833
                          },
00834
                          .TIM5_CH2 = {
00835
00836
                                   .Controller = DMA1,
                                   .Stream = DMA1_Stream4,
.channel = 6,
00837
00838
00839
                          },
00840
                          .TIM5_CH3 = {
    .Controller = DMA1,
00841
00842
                                   .Stream = DMA1_Stream0,
.channel = 6,
00843
00844
00845
00846
                          .TIM5_CH4 = {
00847
                                   .Controller = DMA1,
00848
00849
                                   .Stream = DMA1_Stream6,
00850
                                   .channel = 6,
00851
                          },
00852
00853
                          .TIM5_UP = \{
                                   .Controller = DMA1,
00854
00855
                                   .Stream = DMA1_Stream6,
                                   .channel = 6,
00856
00857
                          },
00858
00859
                          .TIM5_TRIG = {}
                                   .Controller = DMA1,
.Stream = DMA1_Stream3,
.channel = 6,
00860
00861
00862
00863
                          },
00864
00865
00866
                },
00867
00868
00869 };
00870
00871
00872 #endif /* DMA_DEFS_H_ */
```

Index

```
ADC1
                                                       DMA2_Stream3_IRQHandler, 44
                                                       DMA2 Stream4 IRQHandler, 44
    DMA_Configuration::Request, 27
                                                       DMA2 Stream5 IRQHandler, 44
    DMA Configuration::Request, 27
                                                       DMA2 Stream6 IRQHandler, 44
                                                       DMA2_Stream7_IRQHandler, 45
ADC3
    DMA Configuration::Request, 27
                                                       DMA_Clock_Disable, 45
DAC1
                                                       DMA Clock Enable, 45
    DMA_Configuration::Request, 27
                                                       DMA Init, 46
                                                       DMA_Memory_To_Memory_Transfer, 46
_DAC2
    DMA Configuration::Request, 27
                                                       DMA Reset, 46
DCMI
                                                       DMA Reset Flags, 47
    DMA Configuration::Request, 27
                                                       DMA Set Target, 47
                                                       DMA_Set_Trigger, 47
buffer length
                                                  DMA.h, 48
    DMA Config, 14
                                                       DMA Clock Disable, 50
byte
                                                       DMA_Clock_Enable, 51
    DMA Configuration::Memory Data Size, 21
                                                       DMA_Config, 49
    DMA Configuration::Peripheral Data Size, 22
                                                       DMA_Init, 51
                                                       DMA_Memory_To_Memory_Transfer, 52
channel
                                                       DMA_Reset, 52
    DMA Request, 19
                                                       DMA Reset Flags, 53
circular_mode
                                                       DMA Set Target, 53
    DMA_Config, 14
                                                       DMA Set Trigger, 54
Controller
                                                  DMA1 Stream0 IRQHandler
    DMA Request, 19
                                                       DMA.c, 41
                                                  DMA1 Stream1 IRQHandler
Direct Mode Error
                                                       DMA.c, 41
    DMA Configuration::DMA Interrupts, 18
                                                  DMA1_Stream2_IRQHandler
Direct Mode Error Flag
                                                       DMA.c, 41
    DMA Flags Typedef, 16
                                                  DMA1 Stream3 IRQHandler
Disable
                                                       DMA.c, 42
    DMA_Configuration::Circular_Mode, 13
                                                  DMA1 Stream4 IRQHandler
    DMA_Configuration::DMA_Interrupts, 18
                                                       DMA.c, 42
    DMA_Configuration::Memory_Pointer_Increment,
                                                  DMA1 Stream5 IRQHandler
                                                       DMA.c, 42
    DMA_Configuration::Peripheral_Pointer_Increment,
                                                  DMA1_Stream6_IRQHandler
                                                       DMA.c, 42
DMA Driver Documentation, 1
                                                  DMA1 Stream7 IRQHandler
DMA.c. 39
                                                       DMA.c, 43
    DMA1_Stream0_IRQHandler, 41
                                                  DMA2_Stream0_IRQHandler
    DMA1 Stream1 IRQHandler, 41
                                                       DMA.c, 43
    DMA1 Stream2 IRQHandler, 41
                                                  DMA2 Stream1 IRQHandler
    DMA1_Stream3_IRQHandler, 42
                                                       DMA.c, 43
    DMA1_Stream4_IRQHandler, 42
                                                  DMA2 Stream2 IRQHandler
    DMA1_Stream5_IRQHandler, 42
                                                       DMA.c, 43
    DMA1 Stream6 IRQHandler, 42
                                                  DMA2 Stream3_IRQHandler
    DMA1_Stream7_IRQHandler, 43
                                                       DMA.c, 44
    DMA2 Stream0 IRQHandler, 43
                                                  DMA2_Stream4_IRQHandler
    DMA2 Stream1 IRQHandler, 43
                                                       DMA.c, 44
    DMA2 Stream2 IRQHandler, 43
```

DMA2_Stream5_IRQHandler	Very_high, 25
DMA.c, 44	DMA_Configuration::Request, 25
DMA2_Stream6_IRQHandler	_ADC1, 27
DMA.c, 44 DMA2_Stream7_IRQHandler	_ADC2, 27 _ADC3, 27
DMA.c., 45	_ADC3, 27 _DAC1, 27
DMA_Clock_Disable	DAC2, 27
DMA.c, 45	_DCMI, 27
DMA.h, 50	I2C1 RX, 27
DMA Clock Enable	I2C1 TX, 28
 DMA.c, 45	I2C2 RX, 28
DMA.h, 51	I2C2_TX, 28
DMA_Config, 14	I2C3_RX, 28
buffer_length, 14	I2C3_TX, 28
circular_mode, 14	I2S2_RX, 28
DMA.h, 49	I2S2_TX, 28
flow_control, 14	I2S3_RX, 28
interrupts, 14	I2S3_TX, <mark>29</mark>
memory_address, 15	SDIO_RXTX, 29
memory_data_size, 15	SPI1_RX, 29
memory_pointer_increment, 15	SPI1_TX, 29
peripheral_address, 15	SPI2_RX, 29
peripheral_data_size, 15	SPI2_TX, 29
peripheral_pointer_increment, 15	SPI3_RX, 29
priority_level, 15	SPI3_TX, 29 TIM1 CH1, 30
Request, 15 transfer_direction, 16	TIM1_CH1, 30 TIM1_CH2, 30
DMA_Configuration::Circular_Mode, 13	TIM1_CH3, 30
Disable, 13	TIM1_GH4, 30
Enable, 13	TIM1_COM, 30
DMA_Configuration::DMA_Interrupts, 17	TIM1_TRIG, 30
Direct_Mode_Error, 18	TIM1_UP, 30
Disable, 18	TIM2 CH1, 30
Fifo_Error, 18	TIM2_CH2, 31
Half_Transfer_Complete, 18	TIM2_CH3, 31
Transfer_Complete, 18	TIM2_CH4, 31
Transfer_Error, 18	TIM2_UP, 31
DMA_Configuration::Flow_Control, 20	TIM3_CH1, 31
DMA_Control, 20	TIM3_CH2, 31
Peripheral_Control, 20	TIM3_CH3, 31
DMA_Configuration::Memory_Data_Size, 20	TIM3_CH4, 31
byte, 21	TIM3_TRIG, 32
half_word, 21	TIM3_UP, 32
word, 21	TIM4_CH1, 32
DMA_Configuration::Memory_Pointer_Increment, 21 Disable, 22	TIM4_CH2, 32 TIM4_CH3, 32
Enable, 22	TIM4_CH3, 32 TIM4_UP, 32
DMA_Configuration::Peripheral_Data_Size, 22	TIM4_OF, 32 TIM5_CH1, 32
byte, 22	TIM5_CH1, 32
half_word, 22	TIM5_CH3, 33
word, 23	TIM5_CH4, 33
DMA_Configuration::Peripheral_Pointer_Increment, 23	TIM5_TRIG, 33
Disable, 23	TIM5_UP, 33
Enable, 23	TIM6_UP, 33
DMA_Configuration::Priority_Level, 24	TIM7_UP, <mark>33</mark>
High, 24	TIM8_CH1, 33
Low, 24	TIM8_CH2, 33
Medium, 24	TIM8_CH3, 34

TIM8_CH4, 34	DMA.c, 47
TIM8 COM, 34	DMA.h, 54
TIM8_TRIG, 34	, -
TIM8_UP, 34	Enable
UART4_RX, 34	DMA_Configuration::Circular_Mode, 13
UART4_TX, 34	DMA_Configuration::Memory_Pointer_Increment,
UART5_RX, 34	22
UART5_TX, 35	DMA_Configuration::Peripheral_Pointer_Increment
UART6_RX, 35	23
UART6 TX, 35	
UART7 RX, 35	Fifo_Error
UART7_TX, 35	DMA_Configuration::DMA_Interrupts, 18
UART8_RX, 35	Fifo_Error_Flag
UART8_TX, 35	DMA_Flags_Typedef, 16
USART1_RX, 35	flow_control
USART1_TX, 36	DMA_Config, 14
USART2 RX, 36	Helf Transfer Commists
USART2_TX, 36	Half_Transfer_Complete
USART3_RX, 36	DMA_Configuration::DMA_Interrupts, 18
USART3 TX, 36	Half_Transfer_Complete_Flag
DMA_Configuration::Transfer_Direction, 36	DMA_Flags_Typedef, 17
Memory_to_memory, 37	half_word
Memory_to_peripheral, 37	DMA_Configuration::Memory_Data_Size, 21
Peripheral_to_memory, 37	DMA_Configuration::Peripheral_Data_Size, 22
DMA_Control	High
DMA_Configuration::Flow_Control, 20	DMA_Configuration::Priority_Level, 24
DMA_Defs.h, 55	I2C1_RX
DMA_Flags_Typedef, 56	DMA_Configuration::Request, 27
DMA_Request, 56	I2C1_TX
DMA Flags, 11	DMA_Configuration::Request, 28
DMA_Flags_Typedef, 16	I2C2_RX
Direct_Mode_Error_Flag, 16	DMA_Configuration::Request, 28
DMA_Defs.h, 56	I2C2_TX
Fifo Error Flag, 16	DMA_Configuration::Request, 28
Half_Transfer_Complete_Flag, 17	I2C3_RX
Transfer Complete Flag, 17	DMA_Configuration::Request, 28
Transfer_Error_Flag, 17	I2C3_TX
DMA_Init	DMA_Configuration::Request, 28
DMA.c, 46	I2S2 RX
DMA.h, 51	DMA Configuration::Request, 28
DMA_Memory_To_Memory_Transfer	I2S2 TX
DMA.c, 46	DMA Configuration::Request, 28
DMA.h, 52	I2S3_RX
DMA Request, 19	DMA Configuration::Request, 28
channel, 19	I2S3 TX
Controller, 19	DMA_Configuration::Request, 29
DMA_Defs.h, 56	interrupts
Stream, 19	DMA_Config, 14
DMA Reset	DIVIA_COTTING, 14
DMA.c, 46	Low
DMA.h, 52	DMA_Configuration::Priority_Level, 24
DMA_Reset_Flags	
DMA.c, 47	Medium
DMA.h, 53	DMA_Configuration::Priority_Level, 24
DMA_Set_Target	memory_address
DMA.c, 47	DMA_Config, 15
DMA.h, 53	memory_data_size
DMA_N, 33 DMA_Set_Trigger	DMA_Config, 15
Zwwoot_mggor	memory_pointer_increment
	·

DMA_Config, 15	TIM2_CH4
Memory_to_memory	DMA_Configuration::Request, 31
DMA_Configuration::Transfer_Direction, 37	TIM2_UP
Memory_to_peripheral	DMA_Configuration::Request, 31
DMA_Configuration::Transfer_Direction, 37	TIM3 CH1
	DMA_Configuration::Request, 31
peripheral_address	TIM3 CH2
DMA Config, 15	DMA_Configuration::Request, 31
Peripheral_Control	TIM3 CH3
DMA_Configuration::Flow_Control, 20	_
peripheral_data_size	DMA_Configuration::Request, 31
DMA Config, 15	TIM3_CH4
peripheral_pointer_increment	DMA_Configuration::Request, 31
– –	TIM3_TRIG
DMA_Config, 15	DMA_Configuration::Request, 32
Peripheral_to_memory	TIM3_UP
DMA_Configuration::Transfer_Direction, 37	DMA_Configuration::Request, 32
priority_level	TIM4_CH1
DMA_Config, 15	DMA_Configuration::Request, 32
	TIM4_CH2
Request	DMA_Configuration::Request, 32
DMA_Config, 15	TIM4 CH3
ODIO DVTV	DMA_Configuration::Request, 32
SDIO_RXTX	TIM4 UP
DMA_Configuration::Request, 29	DMA_Configuration::Request, 32
SPI1_RX	TIM5 CH1
DMA_Configuration::Request, 29	DMA_Configuration::Request, 32
SPI1_TX	TIM5 CH2
DMA_Configuration::Request, 29	DMA_Configuration::Request, 32
SPI2_RX	_ ·
DMA_Configuration::Request, 29	TIM5_CH3
SPI2 TX	DMA_Configuration::Request, 33
DMA_Configuration::Request, 29	TIM5_CH4
SPI3_RX	DMA_Configuration::Request, 33
DMA_Configuration::Request, 29	TIM5_TRIG
SPI3 TX	DMA_Configuration::Request, 33
DMA_Configuration::Request, 29	TIM5_UP
Stream	DMA_Configuration::Request, 33
DMA_Request, 19	TIM6_UP
DIVIA_Nequest, 19	DMA_Configuration::Request, 33
TIM1 CH1	TIM7_UP
DMA_Configuration::Request, 30	DMA_Configuration::Request, 33
TIM1 CH2	TIM8_CH1
-	DMA Configuration::Request, 33
DMA_Configuration::Request, 30	TIM8 CH2
TIM1_CH3	DMA Configuration::Request, 33
DMA_Configuration::Request, 30	TIM8_CH3
TIM1_CH4	DMA_Configuration::Request, 34
DMA_Configuration::Request, 30	TIM8 CH4
TIM1_COM	DMA_Configuration::Request, 34
DMA_Configuration::Request, 30	
TIM1_TRIG	TIM8_COM
DMA_Configuration::Request, 30	DMA_Configuration::Request, 34
TIM1_UP	TIM8_TRIG
DMA_Configuration::Request, 30	DMA_Configuration::Request, 34
TIM2 CH1	TIM8_UP
DMA_Configuration::Request, 30	DMA_Configuration::Request, 34
TIM2 CH2	Transfer_Complete
DMA_Configuration::Request, 31	DMA_Configuration::DMA_Interrupts, 18
TIM2 CH3	Transfer_Complete_Flag
DMA_Configuration::Request, 31	DMA_Flags_Typedef, 17
2 (_Ooringaration toquoot, or	

```
transfer_direction
    DMA_Config, 16
Transfer Error
    DMA_Configuration::DMA_Interrupts, 18
Transfer_Error_Flag
    DMA Flags Typedef, 17
UART4 RX
    DMA Configuration::Request, 34
UART4 TX
    DMA_Configuration::Request, 34
UART5 RX
    DMA Configuration::Request, 34
UART5_TX
    DMA_Configuration::Request, 35
UART6 RX
    DMA_Configuration::Request, 35
UART6_TX
    DMA_Configuration::Request, 35
UART7 RX
    DMA Configuration::Request, 35
UART7_TX
    DMA_Configuration::Request, 35
UART8 RX
    DMA_Configuration::Request, 35
UART8_TX
    DMA_Configuration::Request, 35
USART1 RX
    DMA_Configuration::Request, 35
USART1_TX
    DMA Configuration::Request, 36
USART2 RX
    DMA_Configuration::Request, 36
USART2 TX
    DMA Configuration::Request, 36
USART3 RX
    DMA_Configuration::Request, 36
USART3_TX
    DMA_Configuration::Request, 36
Very_high
    DMA Configuration::Priority Level, 25
word
    DMA Configuration::Memory Data Size, 21
    DMA Configuration::Peripheral Data Size, 23
```