# **EMC3 Altium Circuit & PCB layout review**

Date (start) 11/22/2022

Author GKP

Title Page Empty


Block diagram page Empty

Always On Pwr IC2 Maxim land pattern is a little off, but good enough.


Pad size 0.35x0.95mm Central pad 2.23mm Pin-2-pin 3.68mm Why 39.2k on SLEEP pin?

Q17 land pattern close enough.

IC2 any reason two separate voltage dividers are used instead of this?



D1 This is the suggested footprint. But there are many alternatives.




D2 This is the suggested footprint. But there are many alternatives.

4.4


Date 13/12/2022

Author SM

Responses




J3 Ignoring the holes instead of slots (this is normal) the footprint is the odd 0.1mm off from this




Recommended PCB Layout Top View


U6, LTC3851A The datasheet says that pin 7 is Ilim. There is no PGOOD pin. Footprint doesn't match the datasheet exactly.





RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS




IC23 Don't know why, but the RUN signal (pin 7) doesn't seem to connect to U6 pin 1. Footprint?








Signal PWROFF\_C2M\_B is connected to GND. That can't be right, can it?




**PS Power** C13 Off grid. Unconnected.



PG outputs need a pull-up.

IC3, 6, 8 Footprint not as per datasheet.



Optional 4.7pF cap across FB resistor. Add a placeholder but do not fit.

U7 Eth 2.5V regulator. R13 should be 37k5.



IC1 Max recommended Vcc is 3.6V, not 5V.

**PL Power** U10 Vout wrong name. Should be PS\_ETH\_2V5.


R15 should be 37k5.

U12 Vout wrong name. Should be PS\_IAS\_2V75?

R23 should be 33k3.

PG outputs need a pull-up.

**SOM240\_1 Connector** J1 What's that? There's a few little track remnants on the board.





Several pins are not connected between J1 and U2. Not sure if pins on U2 are off grid, or where the termination point is for the pin.

**SOM240\_2 Connector** J2 Several pins are not connected between J2 and Rpi camera connector. I think the signal names are different.

EPROM, RTC, WD, LEDs


Where does UTIL 3V3 come from?

IC12 I2C bus not connected. Not sure where it should go.

A few of the LED driver FETs don't seem to have their gates connected.

LEDs don't appear to have a pin 1 marker (or cathode/anode/polarity).

IC11 WDI not connected.




Clock Gen


PCB footprint not identical to that in the datasheet, butclose enough.

Do you need a 100 Ohm termination at the A&B inputs?

IC15 Missing grounds

IC25






Is this Si part pre-programmed? What do the P0-4 inputs do?

**JTAG UART** J11 Pin 13 is normally GND. Pin 14 is usually JTG\_RST.

Footprint not as per datasheet. **Display Port** IC30




LAND PATTERN RECOMMENDATION

Have you a link to the pinout? **IAS MIPI Camera** J4 U1


Pinout and footprint checked.

Several MIPI signals unconnected possibly due to wire not connecting with IC terminal/pin.



**PS-PL Ethernet PHY** IC19 Pinout checked. Footprint OK.

I wonder why Microsemi call TX pins inputs, and RX pins outputs. Seems the wrong way round to me.




But 10 means 50MHz.

IC18 As above.

J6 & J9 I'll assume the footprint is correct as I'm having difficulties downloading data from Harting.

## **RPi Camera Connectors** IC16 Pinout not exactly as per datasheet, but close enough




solder land

DIMENSIONS in mm										
P1.	P2	Ay	By	G.	D1	D2	Ga	Gy	Hx	119
9.650	0.750	7.200	4.500	1.350	0.400	0.600	H.200	5.300	8,600	7.450

### Circuits not yet finished



#### Same net names



J7 etc A few unconnected pins probably due to net name inconsistencies across sheets.

Connector has been replaced by 545482272.

Footprint checked OK.

Pinout matches what we've used before.

We've always used capacitors of 10uF and 100nF on the supply pin.

I seem to recall reading something about the max voltage on pin 18 (XCLK) being 2.8V. But this might be camera specific.

Might be worth adding a resistor divider for pin 18 though.

Pinout and footprint checked OK. J20 SD Card PMOD

Obviously circuit is not complete





IC36 Recommended pad diameter is 0.23mm not 0.208mm.

Ensure logic levels are 1.8V

			ACCV
· Corone	R129, 30R	CI	co.m.
MIO50 MIO51	R130 30R	D2	CMDA
530	R131, 30R	Di	******
MIO46	R132 30R	El	DATE:
MIO48	R133 30R	Al	DATE/
MIO49	.R134 30R	BI	DAT3
MIO39>>	.000	E3	SEL
1110000			-54540

Samtec 30 pin

J17 Pin nu


Pin numbering and footprint checked OK.

What does this connector connect to?

SATA Connector

J13

Molex datasheet suggests rectangular pads for the mounting pins.



mPCle

J21

Footprint checked OK.


Normally the schematic symbol reflects the footprint which makes the connectivity easier to read.

1	Wells	3	3.30	
2	Reserved*****		GND	
8	Figuresed*******	0	1.97	
7	Creation		VOC***	
	ono	18	10-	
11	REFELIA	12	Chican	
12	REFCUI+	14	Billes	
15	N/C to GND	38	Ven-	
		Recharged key		
10	Reserved	16	sindi	
19	Newved	20	Reserved	
21	GND	20	PERSTY	
23	PERMI	24	+3.3980	

13	PERM)	29	ono
27	gno	28	+5.8V
29	GND	36	DH6_CX
14	PETHO	20	SHB_SHTA
13	PET#0	24	(IND)
15	GND	38	1888_0-
e .	Reserved*	38	U180_D+
+	Reserved*	46	eno
4	Reserved**	42	LED_WWAN#
a	Reserved**	**	LED_WLANE
10	Reserved*	**	LED_WHILE
17	Reserved*	46	+1.5%
	Reserved**	50	940
14	Deserved*	62:	+3.37


PCIE\_PER P & N pins appear to be swapped.

Q21 Footprint not as per datasheet.





Dimensions	(in mm)	
C	0.650	
G	1.300	
X	0.420	
Y	0.600	
Y1	2.500	

D9 Footprint not as per datasheet.



LAND PATTERN EXAMPLE SCALE 30X






Easier to read if the schematic symbol matches the physical connector.


1	USB OC#		PE RSTM	2
3	3.3V	7 1	3.39	- 4
5	USB_1p		USB_0p	-6-
7	USB_1n		USB On	- 15
9	GND	7 1	GND	10
11	PEx1_1Tp		PERT Ofp	.12
13	PExt_1Tn		PEx1_07n	14
15:	GND	7 [	GND	16
17:	PExt_2Tp		PEx1_37p	18
19	PEXT_2TH		PEx1_3Tn	-20
21	GND		GND	-22
23	PEx1_1Rp		PEx1_0Rp	24
25	PEct_1Rn	11	PExt_ORn	- 26
27	GND	20	GND	28
29	Pfixt_2Rb	•	PExt_3Rp	30
31	PEx1_2Rn		PEx1_3Rh	32
33	GND		GNO	. 34
36	PEXI_1CNo		PEx1_00kp	36
37	PEx1_10ke		PExt Other	38
19	+5V_SB		+5V_5B	-40
41	PEx1_2Chp		Pfb:1_3Chp	.42
43	PEx1_20kn		PEx1_3Chr	44
45	DIR		PWRGOOD	46
47	EME_DAT		Reserved	48
49	SWB_CLK		ffeserved	50
51	SMAX ALERT		PSONW	52


## IC27 Footprint not as per datasheet.



Don't forget the vias in the central pad.


## IC28 Footprint not as per datasheet.






LAND PATTERN EXAMPLE SCALE:30X

IC31 Pinout not exactly as per datasheet, but close enough



LAND PATTERN EXAMPLE EXPOSED METAL SHOWN SCALE:15X


WiFi U3 Same signal name



Pinout and footprint checked OK.

Reset Logic Not connected





IC7 & IC10 Pinout not exactly as per datasheet, but close enough

RESET output is open drain for this device version. Needs a pull-up.

74AUP1G09 Check footprint(s)

Do the open-drain outputs need pull-ups?

Plenty of Offsheet ports.

IC26 & IC48 Vcc max is 3.6V not 5V.

IC5 Output it open-drain and (possibly) needs a pull-up to 3.3V. Could power IC26&48 at 3.3V too.

What a weird little footprint!


**Fan Switches** S3 Footprint checked OK.

12V fan?


12V FAN HEADER

**USB PHY and Connectors** IC22 Pinout and footprint checked OK.

Check TX/RX connection. Your cct has TX through caps to BP/BN. Pericom shows TX through caps to AP/AN.



The wiggly red line is showing that pin A9 is not connected elsewhere. The wire is ok as this has an appropriate net name but the VBUS1 label is not attached to the wire. I've not seen this if the schematic grid is set to 100mil (0.1").





Pinout and footprint checked OK.

Personally, I'd use the sch symbol on the right. Easier to see the interfaces.






No ESD devices on the USB pins.

IC34 Pinout and footprint checked OK.

U5 Don't know why, but the footprint isn't showing properly



Active low power enable, maximum current limit.

Audio CODEC

IC20

Pinout OK. Footprint looks OK but no suggested footprint in the datasheet.

Datasheet says 10uF to 47uF cap from CM to GND.

Is LINP and RINP supposed to be conencted to CM? I guess it biases to AVDD/2.

