/ AMD Tech Day

Al#3 - Vitis Al DPU: Explore a Vivado based flow targeting the Kria KV260

Dimitrios Kolosov, Senior Field Application Engineer - FPGA Specialist

INVINET SILICA



/ Agenda

- Overviews
- AMD Vivado Steps
- AMD PetaLinux Steps
- KV260 Deployment
- Q&A

Overviews

/ K26 SOM Overview Based on the Zynq® UltraScale+™ MPSoC Architecture

	COMPUTE	
Application Processor	64-bit Quad-Core Arm® Cortex®-A53	
Real-Time Processor	32-bit Dual-Core Arm Cortex-R5F	
Graphics Processor	Arm Mali™-400MP2	
Programmable Logic	256K System Logic Cells	
Deep Learning Processor	4K INT8 (upgradable to INT4)	
Video Codec (H.264/H.265)	Up to 32 Streams (total resolution ≤ 4Kp60)	
Memory	26.6Mb On-Chip SRAM	
Security	IEC62443 Security w/HW Root-of-Trust	

INTERFACES			
Camera	11 x4 Full MIPI or sub-LVDS Interfaces 1 x4 SLVS-EC Interfaces		
USB	4x USB 2.0 / 3.0		
Multi-Media	DisplayPort, HDMI		
Network	1Gb up to 40Gb Ethernet (w/GigE Vision)		
Memory Interface	4GB 64-bit DDR4		
Transceivers	4x 12.5Gb/s, 4x 6Gb/s		
Mechanical	77 x 60 x 11mm w/ dual 240-pin connectors		

1.4 TOPs

/ Comparing Kria[™] K24 vs. K26 SOM



Cost-optimized SOM for lower power, smaller form-factor & cost sensitive industrial applications


Mid-range SOM for Vision AI and Robotics applications requiring higher performance per watt

	K24 SOM			K26 SOM	
SILICON (SYS LOGIC CELLS)	XCK24 InFO (154K)	SILICON) >	XCK26 (256K)	
SOM I/O ACCESS	1x 240-Pin Connector, 1x 40-Pin Connector	SOM I/O)	2x 240-Pin Connectors	
FORM FACTOR	60 x 42mm	46% SMALL) >	60 x 77mm	
MEMORY	2GB LPDDR4 ¹ , 32 GB	DDR, eMMC) >	4GB DDR4, 16 GB	
POWER ²	2.5W	> 51% LESS]	5.1W	
STARTER KITS	KD240 DRIVES	▶ DEV KITS)	KV260 VISION AI, KR260 ROBOTICS	


¹ ECC support available on K24 SOM I-grade

² Measured power while loading application specific bitstream on the SOM-based starter kit

/ Typical AI Example System



/ Example of Dataflow



Zynq™ Ultrascale+™ DPU Compatibility Matrix

Vitis AI Release Version	DPUCZDX8G IP Version	Software Tools Version	Linux Kernel Version Tested
v3.5	4.1 (not updated*)	Vivado / Vitis / PetaLinux 2023.1	6.1
v3.0	4.1	Vivado / Vitis / PetaLinux 2022.2	5.15
v2.5	4.0	Vivado / Vitis / PetaLinux 2022.1	5.15
v2.0	3.4	Vivado / Vitis / PetaLinux 2021.2	5.10
v1.4	3.3	Vivado / Vitis / PetaLinux 2021.1	5.10
v1.3	3.3	Vivado / Vitis / PetaLinux 2020.2	5.4

Vitis AI Release Version	DPUCZDX8G IP Version	Software Tools Version	Linux Kernel Version Tested
v1.2	3.2	Vivado / Vitis / PetaLinux 2020.1	5.4
v1.1	3.2	Vivado / Vitis / PetaLinux 2019.2	4.19
v1.0	3.1	Vivado / Vitis / PetaLinux 2019.1	4.19
N/A (DNNDK)	3.0	Vivado / Vitis / PetaLinux 2019.1	4.19
N/A (DNNDK)	2.0	Vivado / Vitis / PetaLinux 2018.2	4.14
First Release (DNNDK)	1.0	Vivado / Vitis / PetaLinux 2018.1	4.14

/AMD Vivado Steps

/ Goals

 Download, adjust and execute AMD-Xilinx tcl scripts for custom Vivado project with following DPU settings (vs pre-build petalinux with DPU images):

DPU Clock: 325MHz (300MHz originally)
 DSP Clock: 650MHz (600MHz originally)

DPU Variant: B4096

DPU Cores: x1

UltraRAM: 50/64


Create and configure PetaLinux project

Create overlay

Integrate and run custom overlay on KV260 Starter Kit

Original ref design targets ZCU102 development board

AMD Vivado Flow (KV260)




/ Requirements:

- Vivado 2022.2 (Windows or Linux OS)
- Petalinux 2022.2 (Linux OS)
- KV260 Starter Kit BSP v2022.2 from PetaLinux Download page (link)
- DPUCZDX8G_VAI_v3.0 (v4.1) source files from Vitis-AI GitHub (link)

Download DPU IP

Vitis-Al/dpu at v3.0 · Xilinx/Vitis-Al · GitHub



Adjust tcl build scripts

Edit ~/DPUCZDX8G_VAI_v3.0/prj/Vivado/hw/scripts/trd_prj.tcl

```
23 # set project
                                                                                                   Project
25 dict set dict pri dict svs pri name
                                                    (AVNET KV260 DPU)
26 dict set dict prj dict sys prj part
                                                    [xck26-sfvc784-2LV-c}
                                                                                                  settings
27 dict set dict pri dict sys pri board
31 # for bd ooc: None for global, Hierarchical for ooc per IP
33 dict set dict prj dict sys bd name
34 dict set dict pri dict sys bd ooc
                                                    None
39 dict set dict pri dict param DPU CLK MHz
                                                    {325}
40 dict set dict pri dict param REG CLK MHz
                                                    {100}
42 #The following parameters correspond to Arch Tab of the IP GUI
43 dict set dict prj dict param DPU NUM
44 dict set dict prj dict param DPU ARCH
                                                    {4096}
                                                                                                    DPU
45 dict set dict prj dict param DPU RAM USAGE
                                                    {low}
46 dict set dict prj dict param DPU CHN AUG ENA
                                                    {1}
47 dict set dict pri dict param DPU SAVE ARGMAX ENA
                                                    {1}
                                                                                                  settings
48 dict set dict pri dict param DPU CONV RELU TYPE
                                                    {3}
49 dict set dict prj dict param DPU ALU PARALLEL USER
                                                    {4}
50 dict set dict pri dict param DPU ALU LEAKYRELU
                                                    {0}
51 dict set dict pri dict param DPU SFM NUM
                                                    {0}
53 #The following parameters correspond to Advanced Tab of the IP GUI
54 dict set dict prj dict param DPU SAXICLK INDPD
55 dict set dict pri dict param DPU CLK GATING ENA
                                                    {1}
56 dict set dict prj dict param DPU DSP48 MAX CASC LEN {4}
57 dict set dict prj dict param DPU DSP48 USAGE
                                                    {hiah}
58 dict set dict pri dict param DPU URAM PER DPU
                                                    {50}
```


Modify Vivado settings


Create Vivado project via tcl script:

/opt/Xilinx/Vivado/2022.2/bin/vivado -mode tcl -source trd_prj.tcl

Vivado Project modifications:

Update project settings





- Update block diagram IPs
- Update Implementation Strategy: Performance_Explore

Vivado Project Overview

Core Components

- PS
- DPU (DPUCZDX8G)
- Clocking Wizard (AXI, DPU, 2x_DPU)

Clocks

RSTn RSTn

S AXI

S AXI CLK

S AXI RSTn

GHP CLK I

GHP RSTn

hier dpu clk

RSTn_DSP[0:0] DPU_CLK

RSTn PERI[0:0]

LOCKED RSTn INTC[0:01 **DPU Core**

s_axi_aclk

s axi aresetn

o dpu 2x resetn


m_axi_dpu_aclk

m_axi_dpu_aresetn

dpu 2x dk

DPUCZDX8G

- Processor System Resets
- AXI Interconnect



PS


hier dpu

S AXI CLK


M AXI HPO FPD -

M AXI HP1 FPD +


DPUCZDX8G Enhanced Usage



A DSP Double Data Rate (DDR) technique is used to boost the performance.



Vivado Project Compilation Results



/ Things to explore?

Experimenting various DPU / clock frequency customizations

Table: Parallelism for Different Convolution Architectures

DPU Architecture	Pixel Parallelism (PP)	Input Channel Parallelism (ICP)	Output Channel Parallelism (OCP)	Peak Ops (operations/per clock)
B512	4	8	8	512
B800	4	10	10	800
B1024	8	8	8	1024
B1152	4	12	12	1150
B1600	8	10	10	1600
B2304	8	12	12	2304
B3136	8	14	14	3136
B4096	8	16	16	4096

GOPS = PP*ICP*OCP*2 * Freq

- Resource Utilizations
- Power Reports

/ Vivado required output files

1. arch.json file

Required to compile models in <u>Vitis-AI Docker</u>, targeting this DPU configuration, found in: ../DPUCZDX8G_VAI_v3.0/prj/Vivado/hw/srcs/top/ip/top_DPUCZDX8G_0/arch.json

```
arch.json × ("fingerprint":"0x101000056010407"}
```

2. *.xsa file

Hardware information of the Vivado design, to be used to create the PetaLinux project in following steps., found in: ../DPUCZDX8G_VAI_v3.0/prj/Vivado/hw/prj/*.xsa

/AMD PetaLinux Steps

/ PetaLinux Flow

- v2022.2 includes PetaLinux build script
- Previous versions, included steps (e.g. GitHub)
- Script needs to be adjusted for custom board or in this case KV260 Starter Kit (adjusted script "kv260_bsp_help.sh" can be provided by Avnet Silica)

Platform design Custom CC Vivado Vivado XSA Petal inux BSP Yocto recipe C/C++ Yocto recipes PetaLinux boot.scr BOOT.bin ramdisk.cpio.gz.u-boot Linux Image

board file

SOM + Custom CC

Summary of changes in next slides

/ PetaLinux Development Flow in short

Customize Linux in five steps:

- petalinux-create
 - Create a new project or components
- petalinux-config
 - Configure the project or specified components
 - Kernel, file system, libraries, debug options
 - Get hardware description from the Vivado® IDE
- petalinux-build
 - Build project or specified components
 - Kernel, file system, project-specific components
- petalinux-boot
 - Import FSBL and bitstream
 - Build image.ub, BOOT.BIN, etc.
 - Deploy to QEMU or hardware
- petalinux-package
 - Package custom image formats, firmware, prebuilt images & BSP for distribution



/ Create PetaLinux Project

- 1. Create PetaLinux Project based on BSP petalinux-create -t project -s \$bsp -n \$prj_name
- 2. Update PetaLinux project with custom XSA petalinux-config --get-hw-description=\${xsa_dir} --silentconfig

/ Core PetaLinux Customizations for KV260

 petalinux-config # Enable FPGA Manager

2. petalinux-config -c kernel
Enable DPU Driver

3. petalinux-config -c rootfs

```
# Disable ZOCL and XRT (for use with Vitis Acceleration flow)
```

Enable auto-log in

Enable image feature package management

Create overlay for KV260

Device Tree (DT) Creation (in XSCT)
 createdts -hw <XSA_FILE>.xsa -zocl -platform-name <PLATFORM NAME>
 -git-branch <xlnx_rel_vXXXX> -overlay -compile -out <OUTPUT_NAME>

2. Device Tree (DT) Compilation dtc -@ -O dtb -o <OUTPUT>.dtbo <OUTPUT_NAME>/<OUTPUT_NAME>/<PLATFORM NAME>/psu_cortexa53_0/device_tree_domain/bsp/pl.dtsi

3. Create shell.json file: echo '{ "shell_type" : "XRT_FLAT", "num_slots": "1" }' > shell.json

OVERLAY

- kv260.bit.bin (PL configuration file)
- kv260.dtbo (compiled DT)
- shell.json (overlay shell file)

Build PetaLinux Project

1. Build PetaLinux

petalinux-config -c kernel -silentconfig petalinux-config -c rootfs -silentconfig petalinux-build

2. Create SD Card

petalinux-package --wic --images-dir images/linux/ --bootfiles "ramdisk.cpio.gz.uboot, boot.scr, lmage, system.dtb, system-zynqmp-sck-kv-g-revB.dtb" --disk-name "mmcblk1" --wic-extra-args "-c gzip"

/KV260 Deployment

/ KV260 – Load Overlay

- Copy overlay folder "KV260_DPU" to KV260 board sudo mv ./KV260_DPU /lib/firmware/xilinx/
- Check available apps: sudo xmutil listapps

```
root@avnet-kv260-dpu:~# sudo xmutil listapps
                      Accelerator
                                            Accel_type
                                                                                    Rase
                                                                                                    Base_type
                                                                                                                    #slots(PL+AIE)
                                                                                                                                            Active_slot
                k26-starter-kits
                                              XRT FLAT
                                                                       k26-starter-kits
                                                                                                     XRT FLAT
                                                                                                                             (0+0)
                                                                                                     XRT FLAT
                        KU260 DPU
                                              XRT_FLAT
                                                                               KU260 DPII
                                                                                                                             (N+N)
root@avnet-kv260-dpu:~#
```

Unload current app:

sudo xmutil unloadapp

```
root@avnet-kv260-dpu:"# sudo xmutil unloadapp
remove from slot 0 returns: 0 (0k)
root@avnet-kv260-dpu:"# |
```

/ KV260 – Load Overlay

 Load our custom DPU app: sudo xmutil loadapp KV260_DPU


```
root@aonet-kv260-dpu:"#
root@aonet-kv260-dpu:"#
sudo xmutil loadapp KV260_DPU
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak will occur if overlay removed, property: /fpga-full/firmware-name
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak will occur if overlay removed, property: /fpga-full/pid
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak will occur if overlay removed, property: /fpga-full/resets
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak will occur if overlay removed, property: /fpga-full/resets
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak will occur if overlay removed, property: /_symbols_/overlay0
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak will occur if overlay removed, property: /_symbols_/overlay1
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak will occur if overlay removed, property: /_symbols_/overlay1
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak will occur if overlay removed, property: /_symbols_/clocking1
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak will occur if overlay removed, property: /_symbols_/clocking1
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak will occur if overlay removed, property: /_symbols_/clocking1
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak will occur if overlay removed, property: /_symbols_/clocking1
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak will occur if overlay removed, property: /_symbols_/clocking1
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak will occur if overlay removed, property: /_symbols_/clocking1
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak will occur if overlay removed, property: /_symbols_/clocking1
Nov 19 09:21:55 avnet-kv260-dpu kernel: OF: overlay: WARNING: memory leak w
```

Compile for target AMD Hardware

```
root@avnet-kv260-dpu:^# show_dpu
device_core_id=0 device= 0 core = 0 fingerprint = 0x101000056010407 batch = 1 full_cu_name=unknown:dpu0
```

Requirements:

- Quantized Model
- DPU *.json file





KV260 – Quick DPU Check

Check DPU settings with: xdputil query

```
# cores
IP Version
                   root@avnet-kv260-dpu:~# xdputil query
                      "DPU IP Spec":{
                          "DPU Core Count":1.
                         "IP version":"v4.1.0".
                           "enable softmax": "False"
VAI Version
                      "ÚAI Version":{
                          "libvart-runner.so":"Xilinx vart-runner Version: 3.0.0-c5d2bd43d951c174185d728b8e5bcda3869e0b39 2023-01-27-17:53:09 ",
                           "libvitis ai library-dou task.so":"Xilinx vitis ai library dou task Version: 3.0.0-c5d2bd43d951c174185d728b8e5bcda3869e0b39
                  3-01-13 06:58:30 [UTC] ".
                           "libxir.so": "Xilinx xir Version: xir-c5d2bd43d951c174185d728b8e5bcda3869e0b39 2023-01-27-17:52:29".
                          "target_factory":"target-factory.3.0.0 c5d2bd43d951c174185d728b8e5bcda3869e0b39"
   DPU
                     },
"kernels":[
Architecture
                              "DPU Arch":"DPUCZDX8G_ISA1_B4096",
                               "DPU Frequency (MHz)":325,
"XRT Frequency (MHz)":100,
                               "cu_idx":0,
"fingerprint":"0×101000056010407",
                               'is vivado flow":true.
   DPU
                                name Dru Core 🗹
 Frequency
Fingerprint
     ID
```

KV260 – Quick DPU Benchmark

```
root@avnet-kv260-dpu:~# xdputil benchmark resnet50.xmodel 1
WARNING: Logging before InitGoogleLogging<> is written to STDERR
11119 09:22:41.180843 1625 test_dpu_runner_mt.cpp:4771 shuffle results for batch...
11119 09:22:41.181735 1625 performance_test.hpp:731 0% ...
I1119 09:22:47.181915 1625 performance_test.hpp:761 10% ...
11119 09:22:53.182128
                 1625 performance_test.hpp:761 20% ...
11119 09:22:59.182329
                 1625 performance_test.hpp:761 30% ...
1625 performance_test.hpp:761 70% ...
1625 performance_test.hpp:761 90% ...
I1119 09:23:35.183670
[1119 09:23:41.184017 1625 performance_test.hpp:79] stop and waiting for all threads terminated....
                 1625 performance_test.hpp:851 thread-0 processes 6310 frames 1625 performance_test.hpp:931 it takes 0155 as for shatdown
                 1625 performance_test.hpp:941 FPS= 105.148 number_of_frames= 6310 time= 60.0105 seconds.
11119 09:23:41.192234
11110 00-23:41.192289
                 1625 performance_test.hpp:961 BYEBYE
Cest PASS.
```

+6% FPS by increasing the clock rate from 300MHz to 325MHz for ResNet50

DPU Clock / DSP Clock (MHz)	FPS
300 / 600	98.9
325 / 650	105.1



Typical Questions

Are all the components of Vitis Al free?

Yes!

As of the 3.5 release all components are free!

For releases <3.5, the Vitis AI Optimizer does require a separate license which can be obtained free-of-charge upon request.

/ Is Vitis AI a separate download?

Yes! Users can get started by cloning the Vitis AI GitHub repository:

GitHub - Xilinx/Vitis-Al: Vitis Al is Xilinx's development stack for Al inference on Xilinx hardware platforms, including both edge devices and Alveo cards.

What Xilinx Target Device Families and Platforms does Vitis Al Support?

Vitis AI DPUs are available for:

- Zynq 7000
- Zynq Ultrascale+ MPSoC
- Versal AI Edge
- Versal Al Core

How does FPGA compare to CPU and GPU acceleration?

FPGA accelerated networks can run up to 90x faster as compared to CPU. FPGA accelerated networks are on par with GPU accelerated networks for throughput critical applications yet provide support for more custom applications.

FPGA accelerated networks are far superior to GPU accelerated networks for latency critical applications such as autonomous driving.

Lot of scope in reducing on a system level power / cost and creating scalable designs.

Is it possible to deploy the DPUCZ using Yocto flows, or even Ubuntu, rather than PetaLinux?

Yes!

What is important to consider is that each release of the Vitis AI tool and the DPUCZ IP is provided with drivers and a runtime that targets a specific Linux kernel release. Misalignment between the target kernel version can pose challenges and may require extensive code changes.

My DPU implementation does not meet my latency/throughput targets. Is there anything else I can do?

Yes!

Besides modifying architecture and/or taking advantage of pruning within Vitis AI, you can also explore FINN.

FINN implements each layer of a neural network separately and creates like this a custom very low latency and high throughput design in the PL.

Thank You