

EoS EPU Board, rev A. Designed by Kartikeydheer Srivastava.
Copyright (c) 2026 Kartikeydheer Srivastava. All rights reserved; see LICENSE.txt.
Values: Lattice FPGA−DS−02008−2.4, FPGA−TN−02006−2.4, FPGA−TN−02001−3.5, FPGA−TN−02052−1.4;
FTDI DS_FT2232H v2.6; TI SLVSDG1C, SBVS320D, SLVSDW8B, SLVSAC2G, SBVS050N, SLVSBO7O; ECS−2520MVLC;
Winbond W25Q128JV Rev. F;
Digilent Pmod Interface Specification (2020); iceprog (IceStorm) for FT2232H channel A pin roles.

FT2232H channel A pin roles: from Project IceStorm's iceprog source (ISC licence) and openFPGALoad
Pmod host port pinout, spacing and orientation: facts from Digilent's Pmod Interface Specification (re
Generated by tools/eos_boards from the board's design file
Copyright (c) 2026 Kartikeydheer Srivastava. Licence: All rights reserved
Kartikeydheer Srivastava
Sheet: /
File: eos−epu−up5k.kicad_sch
Title: EoS EPU Board
Size: A2 Date: 2026−10−30 **Rev: A**
KiCad E.D.A. 10.0.6 Id: 1/1