

EoS TM4C1294 Board, rev A, two BoosterPack-compatible (40-pin) sites, 98-hole breakout, 10/100 Ethernet.
Designed by Kartikeydheer Srivastava.
Copyright (c) 2026 Kartikeydheer Srivastava. All rights reserved; see LICENSE.txt.
Values from TI SPMS433B (TM4C1294NCPDT), SPMA056 and SPMZ850G; Silicon Labs CP2102N Rev. 1.5; TI SLVSFG1A, SLVSDG1C, SLVSAC2G, SLVSDW8B; Littelfuse SP05xxBA and 1206L; Wurth 7499010121A; NDK NX3225GA; Abracon ABS07; Coilcraft XAL4000; Nexperia BAT54J; Kingbright.
Firmware: OSCDRV = 1 (C25/C26 20 pF); USB as a forced device, VBUS on PB1; PD7 is NMI-locked.
HIB switches ETH_VTERM (termination and centre taps) off in hibernation (SPMS433B 7.3.9).
JP1/JP2: 1-2 + 3-4 = UART0 to the bridge, PD4/PD5 on BP2 A.5/A.6; 1-3 + 2-4 = CAN0 on BP2, bridge on UART2.
Budget: 5 V pins + 0.75 × 3.3 V pins <= 300 mA in all. 3.3 V and 5 V header pins are outputs.

BoosterPack header type (female with long male leads) from TI's BoosterPack Pinout Standard (update
Outline, header and breakout positions, mounting-hole centres and the signal on each header pin: TI
Generated by tools/eos_boards from the board's design file
Copyright (c) 2026 Kartikeydheer Srivastava. Licence: All rights reserved
**Kartikeydheer Srivastava**

Sheet: /
File: eos-tm4c1294-board.kicad_sch

**Title: EoS TM4C1294 Board**

Size: A2
Date: 2026-10-12
**Rev: A**
KiCad E.D.A. 10.0.6
Id: 1/1