


USB0 port (J1) and debug port (J2): USB-C, ESD, fuses




Power mux (debug port first) and 3.3 V LDO with soft start




Power LED




LPC55S69 decoupling (AN13033 Table 6)



Debug UART: CP2102N on FLEXCOMM0




LPC55S69JBD100




Crystals (load capacitors DNP)




Power nets




VDDA / VREFP filter




DC-DC converter (DS Figure 6)




RGB LED



Reset, ISP, SWD (AN13033 section 6), user button



Uno R3 shield headers, I2C pull-ups



Uno R3 mounting holes, 3.20 mm, centres (x, y) in mm from the top-left corner: (15.24, 2.54), (66.0
Uno R3 outline (2700 x 2100 mil) and shield header positions:
Generated by tools/eos_boards from the board's design file
Copyright (c) 2026 Kartikeydheer Srivastava. Licence: All rights reserved

Kartikeydheer Srivastava

Sheet: /
File: eos-lpc55s69-board.kicad_sch

Title: EOS LPC55S69 Board

Size: A2 | Date: 2026-10-12
KiCad E.D.A. 10.0.6 | **Rev: A**
ID: 1/1