Getting Started with UVM

Vanessa Cooper Verification Consultant



verlab::


Agenda

- · Testbench Architecture
- Using the Configuration Database
- · Connecting the Scoreboard
- Register Model: UVM Reg Predictor
- Register Model: Coverage

verilab::

- Testbench Architecture
- Using the Configuration Database
- Connecting the Scoreboard
- Register Model: UVM Reg Predictor
- Register Model: Coverage

verllab::




- Testbench Architecture
- · Using the Configuration Database
- · Connecting the Scoreboard
- · Register Model: UVM Reg Predictor
- Register Model: Coverage

verilab::

Using the Configuration Database

PROBLEM

- · Reuse Monitor and Interface for Input and Output
- Ensure Monitor selects correct Interface



verlab::

7

verilab::

Using the Configuration Database



9

verilab::

Using the Configuration Database

Instantiate 2 Interfaces

Put both in uvm_config_db



```
class dut_monitor extends uvm_monitor;
  virtual dut_if vif;
  string monitor_intf;
  ...
endclass: dut_monitor

Monitor
```

11

verilab::

Using the Configuration Database



Top

13



Using the Resource Database

· Let the interface name itself

```
interface dut_if(input clk, rst_n);
   string if_name = $sformatf("%m");
endinterface
```

Put the interfaces in the Interface Registry



Using the Resource Database

15




Using the Resource Database





- Testbench Architecture
- · Using the Configuration Database
- · Connecting the Scoreboard
- Register Model: UVM Reg Predictor
- Register Model: Coverage

17


verilab::







```
Connecting the Scoreboard
class dut_scoreboard extends uvm_scoreboard;
                                               TLM Analysis Ports
  uvm_tlm_analysis_fifo #(data_packet) input_packets_collected;
  uvm_tlm_analysis_fifo #(data_packet) output_packets_collected;
  virtual task watcher();
     forever begin
                                                .used() not .size()
        @(posedge top.clk);
        if(input_packets_collected.used() != 0) begin
        end
     end
  endtask: watcher
endclass: dut scoreboard
                       verilab
21
```




Connecting the Scoreboard


Agenda

- Testbench Architecture
- Using the Configuration Database
- Connecting the Scoreboard
- Register Model: UVM Reg Predictor
- Register Model: Coverage

verlab::

Register Model: UVM Reg Predictor PROBLEM • Use the Register Model with the pipeline AHB bus • Capture read data accurately Register Model AB Bus Agent DIVITION DIVITION DUT AHB Bus Agent






Register Model: UVM Reg Predictor

- build_phase
 - Create the predictor with the bus uvm_sequence_item parameter in your env
- connect_phase
 - Set the predictor map to the register model map
 - Set the predictor adapter to the register adapter
 - Connect the predictor to the monitor


verlab::



- Testbench Architecture
- Using the Configuration Database
- · Connecting the Scoreboard
- Register Model: UVM Reg Predictor
- Register Model: Coverage

31

verilab::



Register Model: Coverage

```
class regs_control_reg extends uvm_reg;

rand uvm_reg_field control;

function new(string name = "regs_control_reg");
    super.new(name, 32, build_coverage(UVM_CVR_ALL));
    endfunction: new

virtual function void build();
    ...
endfunction: build

`uvm_object_utils(regs_control_reg)

endclass: regs_control_reg

virtual function void build();
```

Register Model: Coverage

```
211 #include_coverage not located
212 # did you mean disable_scoreboard?
213 # did you mean dut_name?
214 #include_coverage not located
215 # did you mean disable_scoreboard?
216 # did you mean dut_name?
```

class base_test extends uvm_test; ... 'uvm_component_utils(base_test) function new(string name, uvm_component parent); super.new(name, parent); uvm_reg::include_coverage("*", UVM_CVR_ALL); endfunction: new ... endclass: base_test

class dut_regs extends uvm_reg_block; ... reg_coverage reg_cov; virtual function void build(); if(has_coverage(UVM_CVR_ALL)) begin reg_cov = reg_coverage::type_id::create("reg_cov"); set_coverage(UVM_CVR_ALL); end ... endfunction: build `uvm_object_utils(dut_regs) endclass: dut_regs

```
Register Model: Coverage

Automatically Called

class dut_regs extends uvm_reg_block;

...

function void sample(uvm_reg_addr_t offset, bit is_read, uvm_reg_map map);

if (get_coverage(UVM_CVR_ALL)) begin
    if (map.get_name() == "default_map") begin
    reg_cov.sample(offset, is_read);
    end
    end
endfunction: sample

call sample in coverage class

call sample in coverage class
```

Register Model: Coverage

Covergroup

```
ADDR: coverpoint addr {
  bins mode = {'h00};
  bins cfg1 = {'h04};
  bins cfg2 = {'h08};
  bins cfg3 = {'h0C};
}

RW: coverpoint is_read {
  bins RD = {1};
  bins WR = {0};
}
ACCESS: cross ADDR, RW;
```

39

verilab::

Questions

- Testbench Architecture
- Using the Configuration Database
- Register Model: UVM Reg Predictor
- Register Model: Coverage
- Connecting the Scoreboard



