SystemVerilog Tools in Python

Michał Czyż PG ETI UE CHIP The Other Dude His Company / University

September 11, 2018

Contents

3	Usage.	9
2	Acceptable constructs in SystemVerilog. 2.1 Formal syntax	2
1	Introduction	2

Abstract

Documentation for SystemVerilog Tools project available at: https:www.github.com/emcezet/sv-tools

1 Introduction

The goal of project is to develop parsing engine for a subsystem of SystemVerilog (SV) Hardware Description Language (HDL) and provide following utility:

- module generation from user-defined templates,
- module instantiation from user file,
- top level file generation from user files,
- simple testbench file generation.

Both named port and interface style are accepted.

2 Acceptable constructs in SystemVerilog.

2.1 Formal syntax.

Formal syntax descriptions use Backus-Naur Form (BNF). This notation was also used in Annex A of [1]. Revised and limit list of supported constructs is provided in this section. Please note, that a specific coding style is expected from users. Syntax notation clarification.

```
\langle symbol \rangle ::= \_\_expression\_\_
    1. Every rule consists of symbols. Right hand-side of rule is called an expression.
    2. Curly brackets { and } denote one or more occurence of symbol.
    3. Square brackets [ ] denote optional symbol.
    4. Keywords are denoted without any special marking.
    5. All other symbols are wrapped in < >.
    6. Grammar specific delimiters are wrapped in ' '.
    7.
\langle source\_text \rangle ::= [\langle timeunits\_declaration \rangle] \{\langle description \rangle\}
\langle description \rangle ::= \langle module\_declaration \rangle
  | \langle interface\_declaration \rangle
\langle module \ declaration \rangle ::= \langle module \ nonansi \ header \rangle \ [\langle timeunits \ declaration \rangle] \ \{ \ \langle module \ item \rangle \ \} \ endmod-
       ule [: \langle module\_identifier \rangle]
       \langle module\_ansi\_header \rangle \ [\langle timeunits\_declaration \rangle] \ \{ \ \langle non\_port\_module\_item \rangle \ \} \ endmodule \ [: module\_-item \rangle \ \} \ endmodule \ [: module\_-item \rangle \ ] 
       identifier
      extern \(\langle interface_nonansi_header \rangle \)
      extern \(\langle interface_ansi_header \rangle \)
\langle module\_nonansi\_header \rangle ::= \{\langle attribute\_instance \rangle\} \langle module\_keyword \rangle [\langle lifetime \rangle] \langle module\_identifier \rangle
       \{\langle package\_import\_declaration \rangle\} \ [\langle parameter\_port\_list \rangle] \ \langle list\_of\_ports \rangle \ ';'
\langle module\_ansi\_header \rangle ::= \{\langle attribute\_instance \rangle\} \langle module\_keyword \rangle [\langle lifetime \rangle] \langle module\_identifier \rangle
       \{\langle package\_import\_declaration\rangle\}\ [\langle parameter\_port\_list\rangle]\ [\langle list\_of\_port\_declarations\rangle]\ ;
\langle interface\_declaration \rangle ::= \langle interface\_nonansi\_header \rangle [\langle timeunits\_declaration \rangle] \{\langle interface\_item \rangle\}
       \langle endinterface \rangle [':' \langle interface\_identifier \rangle]
       \langle interface\_ansi\_header \rangle \ [\langle timeunits\_declaration \rangle] \ \{\langle non\_port\_interface\_item \rangle\}
       \langle endinterface \rangle [':' \langle interface\_identifier \rangle]
       \{\langle attribute\_instance \rangle\}\ interface \langle interface\_identifier \rangle\ (\ .*\ )\ ; [\langle timeunits\_declaration \rangle]\ \{\langle interface\_item \rangle\}
       endinterface [':' \( \text{interface_identifier} \)]
       extern \langle interface\_nonansi\_header \rangle
      extern \langle interface\_ansi\_header \rangle
\langle interface\_nonansi\_header \rangle ::= \{\langle attribute\_instance \rangle\}  interface [\langle lifetime \rangle] \langle interface\_identifier \rangle
       \{\langle package\_import\_declaration \rangle\} \ [\langle parameter\_port\_list \rangle] \ \langle list\_of\_ports \rangle \ ";"
\langle interface\_ansi\_header \rangle ::= \{\langle attribute\_instance \rangle\} \text{ interface } [\langle lifetime \rangle] \langle interface\_identifier \rangle
```

3 Usage.

All scripts support -h and –help parameters for usage help.

References

- [1] 8299595,IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012),IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language, 2018,Feb
- [2] placeholder