Interrupts =

Asynchronous: events that are outside of the normal flow of Control.

without Interrupts, we have to Poll

polling takes time best spent elsewhere. with polling he Could miss important events while processing elsewhere In the Code.

Interrupt types

- 1) Hardware Interrupts occur in response to external events, such as a pin changing state
 - Can occur when some internal H/w element changes State
- 2) Software Interrupts In response to a S/W signal/ Instruction in an event-driven program
- 3) Timer Interrupts Special Case of H/w Interrupt

External H/w Interrupts

From the datusheet, we see a list of Sources and event types

When interrupts are enabled, and one of these events occurs, the function associated with the Interrupt is called.

ectorNo.	Program Address ⁽²⁾ Source		Interrupt Definition				
1	0x0000 ⁽¹⁾	RESET	External Pin, Power-on Reset, Brown-out Reset and Watchdog System Reset				
2	0x0002	INT0	External Interrupt Request 0				
3	0x0004	INT1	External Interrupt Request 1				
4	0x0006	PCINT0	Pin Change Interrupt Request 0				
5	0x0008	PCINT1	Pin Change Interrupt Request 1				
6	0x000A	PCINT2	Pin Change Interrupt Request 2				
7	0x000C	WDT	Watchdog Time-out Interrupt				
8	0x000E	TIMER2 COMPA	Timer/Counter2 Compare Match A				
9	0x0010	TIMER2 COMPB	Timer/Counter2 Compare Match B				
10	0x0012	TIMER2 OVF	Timer/Counter2 Overflow				
11	0x0014	TIMER1 CAPT	Timer/Counter1 Capture Event				
12	0x0016	TIMER1 COMPA	Timer/Counter1 Compare Match A				
13	0x0018	TIMER1 COMPB	Timer/Coutner1 Compare Match B				
14	0x001A	TIMER1 OVF	Timer/Counter1 Overflow				
15	0x001C	TIMERO COMPA	Timer/Counter0 Compare Match A				
16	0x001E	TIMERO COMPB	Timer/Counter0 Compare Match B				
17	0x0020	TIMER0 OVF	Timer/Counter0 Overflow				
18	0x0022	SPI, STC	SPI Serial Transfer Complete				
19	0x0024	USART, RX	USART Rx Complete				
20	0x0026	USART, UDRE	USART, Data Register Empty				
21	0x0028	USART, TX	USART, Tx Complete				
22	0x002A	ADC	ADC Conversion Complete				
23	0x002C	EE READY	EEPROM Ready				
24	0x002E	ANALOG COMP	Analog Comparator				
25	0x0030	TWI	2-wire Serial Interface				
200	0-0022	SDM DEADY	Stora Program Mamony Pondy				

	In Memory
	_
0,000 0	OA KF
೦೩೦೦೭	1
•	
•	
OXOABF	1
	Code associate with Interupt
	Vertor 1

we need to do 3 things to set up an Interrupt

- 1 Set the AVR'S Global Interrupt bit in the Status Register
- @ Set the enable bit for our specific Interrupt type (each Interrupt has it's own onloff bit)
- 3 Write an Interript Service Routine (ISR) and aftach

It to the Interrupt Vector.

In our Code, we need to Include the Interrupt Library from

#Include < aur_1,bc>

Void Setup () {

Sei (); // enable global interrupts

EIMSK |= (1 << INTO); // Set interrupt bit for INTO in

// External Interrupt Mosk Reg

7.3.1 SREG - AVR Status Register

The AVR Status Register - SREG - is defined as:

Bit	7	6	5	4	3	2	1	0	
0x3F (0x5F)	I	T	Н	S	v	N	Z	C	SREG
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

• Bit 7 - I: Global Interrupt Enable

The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual interrupt enable control is then performed in separate control registers. If the Global Interrupt Enable Register is cleared, none of the interrupts are enabled independent of the individual interrupt enable settings. The I-bit is cleared by hardware after an interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts. The I-bit can also be set and cleared by the application with the SEI and CLI instructions, as described in the instruction set reference.

13.2.2 EIMSK - External Interrupt Mask Register



Bit 7:2 - Reserved

These bits are unused bits in the ATmega48A/PA/88A/PA/168A/PA/328/P, and will always read as zero.

• Bit 1 - INT1: External Interrupt Request 1 Enable

When the INT1 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control1 bits 1/0 (ISC11 and ISC10) in the External Interrupt Control Register A (EICRA) define whether the external interrupt is activated on rising and/or falling edge of the INT1 pin or level sensed. Activity on the pin will cause an interrupt request even if INT1 is configured as an output. The corresponding interrupt of External Interrupt Request 1 is executed from the INT1 Interrupt Vector.

• Bit 0 - INT0: External Interrupt Request 0 Enable

When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control0 bits 1/0 (ISC01 and ISC00) in the External Interrupt Control Register A (EICRA) define whether the external interrupt is activated on rising and/or falling edge of the INT0 pin or level sensed. Activity on the pin will cause an interrupt request even if INT0 is configured as an output. The corresponding interrupt of External Interrupt Request 0 is executed from the INT0 Interrupt Vector.