The Processor: Hazard, Branch Prediction, Datapath


Dr. Vincent C. Emeakaroha

20-02-2017

vc.emeakaroha@cs.ucc.ie


Data Hazards

- An instruction depends on completion of data access by a previous instruction
 - add \$s0, \$t0, \$t1sub \$t2, \$s0, \$t3




Forwarding (aka Bypassing)

- Use result when it is computed
 - Don't wait for it to be stored in a register
 - Requires extra connections in the datapath




Load-Use Data Hazard

- Can't always avoid bubble/stalls by forwarding
 - If value not computed when needed
 - Can't forward backward in time!



Code Scheduling to Avoid Stalls

- Reorder code to avoid use of load result in the next instruction
- C code for A = B + E; C = B + F;




Control Hazards

- Also known as branch hazard
- Branch determines flow of control
 - Fetching next instruction depends on branch outcome
 - Pipeline can't fetch the next correct instruction with determining outcome of branch
- In MIPS pipeline
 - Need to compare registers and compute target early in the pipeline
 - Even with extra hardware branch outcome can't be determined in advance
- Two solution approaches
 - Stall on branch
 - Use prediction to determine branch outcome

Stall on Branch


 Wait until branch outcome determined before fetching next instruction




Branch Prediction

- Longer pipelines can't readily determine branch outcome early
 - Stall penalty becomes unacceptable
- Predict outcome of branch
 - Only stall if prediction is wrong
- In MIPS pipeline
 - Can predict branches not taken
 - Fetch instruction after branch, with no delay

MIPS with Predict Not Taken



Prediction correct



Prediction incorrect

beg \$1, \$2, 40

→ or \$7, \$8, \$9

200 ps

More-Realistic Branch Prediction

- Static branch prediction
 - Based on typical branch behavior
 - Example: loop and if-statement branches
 - Predict backward branches taken
 - Predict forward branches not taken
- Dynamic branch prediction
 - Hardware measures actual branch behavior
 - e.g., record recent history of each branch
 - Assume future behavior will continue the trend
 - When wrong, stall while re-fetching, and update history


Pipeline Overview Summary

- Pipelining improves performance by increasing instruction throughput
 - Executes multiple instructions in parallel
 - Each instruction has the same latency
- Subject to hazards
 - Structure, data, control
- Instruction set design affects complexity of pipeline implementation

Pipelined Datapath and Controls


- Instructions divided into five stages
 - IF: Instruction fetch
 - ID: Instruction decode and register file read
 - EX: Execution or address calculation
 - MEM: Data memory access
 - WB: Write back
- Dividing instruction into five stages mean five-stage pipeline
 - Up to five instructions could be in execution during any single clock cycle
 - Instruction and data move from left to right through the stages
- Two exceptions to this left-to-right flow of instructions
 - The write back stage
 - The selection of the next value of Program Counter (PC)

MIPS Pipelined Datapath



Pipeline registers


- Need registers between stages
 - To hold information produced in previous cycle




Pipeline Operation


- Cycle-by-cycle flow of instructions through the pipelined datapath
 - "Single-clock-cycle" pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - c.f. "multi-clock-cycle" diagram
 - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store
 - We highlight the right half of register or memory when read operation
 - Highlight left half when they are being written


IF for Load, Store, ...






ID for Load, Store, ...






EX for Load






MEM for Load




lw

WB for Load






Corrected Datapath for Load




EX for Store






MEM for Store





WB for Store





Nothing happens in this stage but it has to be executed to clear the way for the subsequent instructions