Instruction Set Architecture: Linking, Comparing ARM, Intel x86 ISA

Dr. Vincent C. Emeakaroha

01-02-2017

vc.emeakaroha@cs.ucc.ie

Dynamic Linking

- Only link/load library procedure when it is called
 - Requires procedure code to be relocatable
 - Avoids image bloat caused by static linking of all (transitively) referenced libraries
 - Automatically picks up new library versions


Lazy Linkage

Indirection table

Stub: Loads routine ID, Jump to linker/loader


Linker/loader code

Dynamically mapped code



b. Subsequent calls to DLL routine

Starting Java Application



Bubble Sort Procedure in C

```
    Non-leaf (calls swap)

    void sort (int v[], int n)
      int i, j;
      for (i = 0; i < n; i += 1) {
         for (j = i - 1;
               j >= 0 \&\& v[j] > v[j + 1]; j -= 1) {
           swap(v,j);
  • v in $a0, k in $a1, i in $s0, j in $s1
```

The Procedure Body

```
Move
        move $s2, $a0  # save $a0 into $s2
                                                                    params
        move $s3, $a1  # save $a1 into $s3
        move $s0, $zero # i = 0
for1tst: s1t $t0, $s0, $s3  # $t0 = 0 if $s0 \ge $s3 (i \ge n)
                                                                    Outer loop
        beg $t0, $zero, exit1 # go to exit1 if $s0 \ge $s3 (i \ge n)
        addi $s1, $s0, -1 # j = i - 1
for2tst: slti $t0, $s1, 0  # $t0 = 1 if $s1 < 0 (j < 0)
        bne t0, zero, exit2 # go to exit2 if s1 < 0 (j < 0)
        sll $t1, $s1, 2 # $t1 = j * 4
        add $t2, $s2, $t1 # $t2 = v + (j * 4)

lw $t3, 0($t2) # $t3 = v[j]
                                                                    Inner loop
        1w $t4, 4($t2) # $t4 = v[j + 1]
        \$1t \$t0, \$t4, \$t3  # \$t0 = 0 if \$t4 \ge \$t3
        beq $t0, $zero, exit2 # go to exit2 if $t4 \ge $t3
move $a0, $s2 # 1st param of swap is v (old $a0)
                                                                    Pass
                                                                    params
        move $a1, $s1 # 2nd param of swap is j
                                                                    & call
        jal swap # call swap procedure
addi $s1, $s1, -1 # j -= 1
                                                                    Inner loop
         j for2tst # jump to test of inner loop
exit2:
        addi $s0, $s0, 1 # i += 1
        j for1tst  # jump to test of outer loop
                                                                    Outer loop
```

The Full Procedure

```
addi $sp,$sp, -20 # make room on stack for 5 registers
sort:
        sw $ra, 16($sp) # save $ra on stack
        sw $s3,12($sp)  # save $s3 on stack
        sw $s2, 8($sp)  # save $s2 on stack
        sw $s1, 4($sp)  # save $s1 on stack
        sw $s0, 0($sp) # save $s0 on stack
                            # procedure body
       exit1: lw $s0, 0($sp)
                            # restore $s0 from stack
        lw $s1, 4($sp)
                      # restore $s1 from stack
        lw $s2, 8($sp)  # restore $s2 from stack
       Tw $s3,12($sp) # restore $s3 from stack
        lw $ra,16($sp)  # restore $ra from stack
        addi $sp,$sp, 20 # restore stack pointer
        jr $ra
                            # return to calling routine
```

ARMv7 and MIPS Similarities

- ARMv7: the most popular embedded core
- Similar basic set of instructions to MIPS

	ARMv7	MIPS
Date announced	1985	1985
Instruction size	32 bits	32 bits
Address space	32-bit flat	32-bit flat
Data alignment	Aligned	Aligned
Data addressing modes	9	3
Registers	15 × 32-bit	31 × 32-bit
Input/output	Memory mapped	Memory mapped

Compare and Branch in ARMv7

- MIPS uses content of registers to evaluate conditional branches
- Uses condition codes for result of an arithmetic/logical instruction
 - Negative, zero, carry, overflow
 - Compare instructions to set condition codes without keeping the result
- Each instruction can be conditional
 - Top 4 bits of instruction word: condition value
 - Can avoid branches over single instructions

ARMv8 Instructions


- In moving to 64-bit, ARM did a complete overhaul
- ARM v8 resembles MIPS
 - Changes from v7:
 - No conditional execution field
 - Immediate field is 12-bit constant
 - PC is no longer a GPR
 - GPR set expanded to 32
 - Addressing modes work for all word sizes
 - Divide instruction
 - Branch if equal/branch if not equal instructions

The Intel x86 ISA Evolution

- Evolution with backward compatibility
 - 8080 (1974): 8-bit microprocessor
 - Accumulator, plus 3 index-register pairs
 - 8086 (1978): 16-bit extension to 8080
 - Complex instruction set (CISC)
 - 8087 (1980): floating-point coprocessor
 - Adds FP instructions and register stack
 - 80286 (1982): 24-bit addresses
 - Segmented memory mapping and protection
 - 80386 (1985): 32-bit extension (now IA-32)
 - Additional addressing modes and operations
 - Paged memory mapping as well as segments

Further Evolution

- Backward compatibility ⇒ instruction set doesn't change
 - But they do accrete more instructions



x86 instruction set

Basic x86 Addressing Modes

• Two operands per instruction


Source/dest operand	Second source operand	
Register	Register	
Register	Immediate	
Register	Memory	
Memory	Register	
Memory	Immediate	

Memory addressing modes

- Address in register
- Address = R_{base} + displacement
- Two further addressing modes
 - Register restriction

X86 Instruction Encoding

- Variable length encoding
 - Postfix bytes specify addressing mode
 - Prefix bytes modify operation
 - Operand length, repetition, locking, ...



Comparison to MIPS and ARMv7

- X86 is more difficult to build than computers using MIPS and ARMv7
 - Complex instructions
- Market size advantage over MIPS and ARMv7
 - Frequently used component of x86 are not too difficult to implement
 - Intel and AMD have expertise in this area
- In PostPCEra
 - X86 has not been competitive in personal mobile device regardless of implementation expertise

Fallacies

- Powerful instruction ⇒ higher performance
 - Fewer instructions required
 - But complex instructions are hard to implement
 - May slow down all instructions, including simple ones
 - Compilers are good at making fast code from simple instructions
- Use assembly code for high performance
 - But modern compilers are better at dealing with modern processors
 - More lines of code ⇒ more errors and less productivity

Pitfalls

- Sequential words are not at sequential addresses
 - Increment by 4, not by 1!
 - MIPS uses 32-bit word that is equivalent to 4 bytes