











CSD87350Q5D

SLPS288D - MARCH 2011 - REVISED SEPTEMBER 2014

CSD87350Q5D Synchronous Buck NexFET™ Power Block

Features

- Half-Bridge Power Block
- 90% system Efficiency at 25 A
- Up To 40 A Operation
- High Frequency Operation (Up To 1.5 MHz)
- High Density SON 5 mm x 6 mm Footprint
- Optimized for 5 V Gate Drive
- Low Switching Losses
- Ultra-Low Inductance Package
- **RoHS Compliant**
- Halogen Free
- Pb-Free Terminal Plating


Applications

- Synchronous Buck Converters
 - High Frequency Applications
 - High-Current, Low Duty Cycle Applications
- Multiphase Synchronous Buck Converters
- POL DC-DC Converters
- IMVP, VRM, and VRD Applications

3 Description

The CSD87350Q5D NexFET™ power block is an optimized design for synchronous buck applications offering high current, high efficiency, and high frequency capability in a small 5 mm × 6 mm outline. Optimized for 5 V gate drive applications, this product offers a flexible solution capable of offering a high density power supply when paired with any 5 V gate drive from an external controller/driver.

Top View



Ordering Information⁽¹⁾

Device	Media	Qty	Package	Ship
CSD87350Q5D	13-Inch Reel	2500	SON 5-mm × 6-mm Plastic Package	Tape and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Circuit воот V_{DD} VDD DRVH Contro GND Vsw LL \textbf{V}_{OUT} ENABLE ENABLE PWM PWM DRVI CSD87350Q5D Driver IC

Typical Power Block Efficiency and Power Loss






Table (of C	onte	nts
---------	------	------	-----

1	Features 1		6.2 Typical Application	13
2	Applications 1	7	Layout	15
3	Description 1		7.1 Layout Guidelines	15
4	Revision History2		7.2 Layout Example	16
5	Specifications3	8	Device and Documentation Support	17
	5.1 Absolute Maximum Ratings		8.1 Documentation Support	17
	5.2 Handling Ratings3		8.2 Trademarks	
	5.3 Recommended Operating Conditions		8.3 Electrostatic Discharge Caution	17
	5.4 Thermal Information		8.4 Glossary	17
	5.5 Power Block Performance	9	Mechanical, Packaging, and Orderable	10
	5.6 Electrical Characteristics4		Information	
	5.7 Typical Power Block Device Characteristics 5			
	5.8 Typical Power Block MOSFET Characteristics 7		9.2 Land Pattern Recommendation	
6	Application and Implementation 10		9.4 Q5D Tape and Reel Information	
	6.1 Application Information 10		9.4 Q3D Tape and Neel Illionnation	20
F	Revision History			
	Revision History			Page
har A	•			Page
har A S	nges from Revision C (October 2011) to Revision D dded Handling Rating table, Application and Implementation			
har A S har	nges from Revision C (October 2011) to Revision D dded Handling Rating table, Application and Implementation Support section, and Mechanical, Packaging, and Orderable	e Inform	ation section	Page
har A S har	nges from Revision C (October 2011) to Revision D Edded Handling Rating table, Application and Implementation Support section, and Mechanical, Packaging, and Orderable Inges from Revision B (September 2011) to Revision C	e Inform	ation section	Page
har A S har C	nges from Revision C (October 2011) to Revision D added Handling Rating table, Application and Implementation Support section, and Mechanical, Packaging, and Orderable ages from Revision B (September 2011) to Revision C changed "DIM a" Millimeter Max value From: 1.55 To: 1.5 a	e Inform	es Max value From: 0.061 To: 0.059	Page
har A S har C	nges from Revision C (October 2011) to Revision D added Handling Rating table, Application and Implementation Support section, and Mechanical, Packaging, and Orderable support section B (September 2011) to Revision C Changed "DIM a" Millimeter Max value From: 1.55 To: 1.5 and section B ages from Revision A (August 2011) to Revision B	e Inform	es Max value From: 0.061 To: 0.059	Page 18

Page



Specifications

5.1 Absolute Maximum Ratings

 $T_{\Lambda} = 25^{\circ}C$ (unless otherwise noted) (1)

TA = 20 0 (dillious still	, , , , , , , , , , , , , , , , , , , ,				
		MIN	MAX	UNIT	
	V _{IN} to P _{GND}	-0.8	30	V	
Voltage	T _G to T _{GR}	-8	10	V	
	B _G to P _{GND}	-8	10	V	
Pulsed Current Rating, I _{DM}			120	Α	
Power Dissipation, P _D			12	W	
Avalancha Facrav F	Sync FET, I _D = 105 A, L = 0.1 mH		551	I	
Avalanche Energy E _{AS}	Control FET, $I_D = 60 \text{ A}$, $L = 0.1 \text{ mH}$		180	mJ	
Operating Junction Temperature Range, T _J		- 55	150	°C	

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolutemaximum-rated conditions for extended periods may affect device reliability.

5.2 Handling Ratings

		MIN	MAX	UNIT
T _{stq}	Storage Temperature Range	-55	150	°C

5.3 Recommended Operating Conditions

 $T_A = 25^{\circ}$ (unless otherwise noted)

		MIN	MAX	UNIT
V_{GS}	Gate Drive Voltage	4.5	8	V
V _{IN}	Input Supply Voltage		27	V
$f_{\sf SW}$	Switching Frequency C _{BST} = 0.1 µF (min)	200	1500	kHz
	Operating Current		40	Α
TJ	Operating Temperature		125	°C

5.4 Thermal Information

 $T_A = 25$ °C (unless otherwise stated)

	THERMAL METRIC			MAX	UNIT
Ь	Junction-to-ambient Thermal Resistance (Min Cu) (1)(2)			102	
КөЈА	Junction-to-ambient Thermal Resistance (Max Cu) (1)(2)			50	°C/W
D	Junction-to-case thermal resistance (Top of package) (2)			20	C/VV
$R_{\theta JC}$	Junction-to-case thermal resistance (P _{GND} Pin) (2)			2	

5.5 Power Block Performance

 $T_{\Lambda} = 25^{\circ}$ (unless otherwise noted)

- A (/				
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Loss, P _{LOSS} ⁽¹⁾	$V_{IN} = 12 \text{ V V}_{GS} = 5 \text{ V, V}_{OUT} = 1.3 \text{ V,}$ $I_{OUT} = 25 \text{ A, } f_{SW} = 500 \text{ kHz,}$ $L_{OUT} = 0.3 \mu\text{H, T}_{J} = 25^{\circ}\text{C}$		3		W
V _{IN} Quiescent Current, I _{QVIN}	T_G to $T_{GR} = 0 \text{ V}$, B_G to $P_{GND} = 0 \text{ V}$		10		μA

Measurement made with six 10 μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins and using a high current 5 V driver IC.

Device mounted on FR4 material with 1-inch² (6.45-cm²) Cu. $R_{\theta JC}$ is determined with the device mounted on a 1-inch² (6.45-cm²), 2 oz. (0.071-mm thick) Cu pad on a 1.5-inches × 1.5-inches $(3.81\text{-cm} \times 3.81\text{-cm})$, 0.06-inch (1.52-mm) thick FR4 board. $R_{\theta JC}$ is specified by design while $R_{\theta JA}$ is determined by the user's board design.




5.6 Electrical Characteristics


 $T_A = 25^{\circ}C$ (unless otherwise stated)

	DADAMETER	TEST CONDITIONS	Q1 CONTROL FET			Q2 :	SYNC F	ET	LINUT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
STATIC CH	IARACTERISTICS				'			'	
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V}, I_{DS} = 250 \mu\text{A}$	30			30			V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = 20 V			1			1	μA
I _{GSS}	Gate-to-Source Leakage Current	$V_{DS} = 0 \text{ V}, V_{GS} = +10 / -8$			100			100	nA
V _{GS(th)}	Gate-to- Source Threshold Voltage	$V_{DS} = V_{GS}, I_{DS} = 250 \mu A$	1		2.1	0.75		1.4	V
Z _{DS(on)} ⁽¹⁾	Effective AC On-Impedance	$V_{IN} = 12 \text{ V}, V_{GS} = 5 \text{ V}, \\ V_{OUT} = 1.3 \text{ V}, I_{OUT} = 20 \text{ A}, \\ f_{SW} = 500 \text{ kHz}, \\ L_{OUT} = 0.3 \mu\text{H}$		5			1.2		mΩ
g _{fs}	Transconductance	$V_{DS} = 15 \text{ V}, I_{DS} = 20 \text{ A}$		97			157		S
DYNAMIC (CHARACTERISTICS								
C _{ISS}	Input Capacitance			1360	1770		2950	3835	pF
Coss	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 15 \text{ V},$ f = 1 MHz		565	735		1300	1690	pF
C _{RSS}	Reverse Transfer Capacitance	J = 1 Wil 12		19	25		50	65	pF
R _G	Series Gate Resistance			1.3	3		0.8	2	Ω
Q _g	Gate Charge Total (4.5 V)			8.4	10.9		20	26	nC
Q_{gd}	Gate Charge - Gate-to-Drain	V _{DS} = 15 V,		1.6			3.6		nC
Q _{gs}	Gate Charge - Gate-to-Source	I _{DS} = 20 A		2.6			4.3		nC
Q _{g(th)}	Gate Charge at V _{th}			1.6			2.3		nC
Q _{OSS}	Output Charge	V _{DS} = 17 V, V _{GS} = 0 V		9.7			28		nC
t _{d(on)}	Turn On Delay Time			7			8		ns
t _r	Rise Time	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V},$		17			10		ns
t _{d(off)}	Turn Off Delay Time	$I_{DS} = 20 \text{ A}, R_G = 2 \Omega$		13			33		ns
t _f Fall Time				2.3			4.7		ns
DIODE CH	ARACTERISTICS	<u> </u>							
V _{SD}	Diode Forward Voltage	I _{DS} = 20 A, V _{GS} = 0 V		0.85	1		0.77	1	V
Q _{rr}	Reverse Recovery Charge	$V_{dd} = 17 \text{ V}, I_F = 20 \text{ A},$		12.5			32		nC
t _{rr}	Reverse Recovery Time	di/dt = 300 A/µs		22			28		ns

(1) Equivalent based on application testing. See *Equivalent System Performance* for details.



Max $R_{\theta JA} = 50^{\circ} C/W$ when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-mm thick) Cu.




Max $R_{\theta JA} = 102^{\circ} C/W$ when mounted on minimum pad area of 2-oz. (0.071-mm thick) Cu.



5.7 Typical Power Block Device Characteristics

 T_J = 125°C, unless stated otherwise. The Typical Power Block System Characteristic curves Figure 3, Figure 4, and Figure 5 are based on measurements made on a PCB design with dimensions of 4" (W) × 3.5" (L) × 0.062" (H) and 6 copper layers of 1 oz. copper thickness. See *Application and Implementation* for detailed explanation.





Typical Power Block Device Characteristics (continued)

 $T_J = 125$ °C, unless stated otherwise. The Typical Power Block System Characteristic curves Figure 3, Figure 4, and Figure 5 are based on measurements made on a PCB design with dimensions of 4" (W) × 3.5" (L) × 0.062" (H) and 6 copper layers of 1 oz. copper thickness. See *Application and Implementation* for detailed explanation.





Figure 9. Normalized Power Loss vs Output Inductance



5.8 Typical Power Block MOSFET Characteristics


 $T_A = 25$ °C, unless stated otherwise.





Typical Power Block MOSFET Characteristics (continued)


 $T_A = 25$ °C, unless stated otherwise.





Typical Power Block MOSFET Characteristics (continued)

 $T_A = 25$ °C, unless stated otherwise.







Figure 22. Control MOSFET Normalized R_{DS(on)}










Figure 24. Control MOSFET Body Diode








Figure 26. Control MOSFET Unclamped Inductive Switching

Figure 27. Sync MOSFET Unclamped Inductive Switching



6 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

6.1 Application Information

The CSD87350Q5D NexFET power block is an optimized design for synchronous buck applications using 5 V gate drive. The Control FET and Sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a new rating method is needed which is tailored towards a more systems centric environment. System level performance curves such as Power Loss, Safe Operating Area, and normalized graphs allow engineers to predict the product performance in the actual application.

6.1.1 Equivalent System Performance

Many of today's high performance computing systems require low power consumption in an effort to reduce system operating temperatures and improve overall system efficiency. This has created a major emphasis on improving the conversion efficiency of today's Synchronous Buck Topology. In particular, there has been an emphasis in improving the performance of the critical Power Semiconductor in the Power Stage of this Application (see Figure 28). As such, optimization of the power semiconductors in these applications, needs to go beyond simply reducing $R_{\rm DS(ON)}$.




Figure 28.

The CSD87350Q5D is part of Tl's Power Block product family which is a highly optimized product for use in a synchronous buck topology requiring high current, high efficiency, and high frequency. It incorporates Tl's latest generation silicon which has been optimized for switching performance, as well as minimizing losses associated with Q_{GD} , Q_{GS} , and Q_{RR} . Furthermore, Tl's patented packaging technology has minimized losses by nearly eliminating parasitic elements between the Control FET and Sync FET connections (see Figure 29). A key challenge solved by Tl's patented packaging technology is the system level impact of Common Source Inductance (CSI). CSI greatly impedes the switching characteristics of any MOSFET which in turn increases switching losses and reduces system efficiency. As a result, the effects of CSI need to be considered during the MOSFET selection process. In addition, standard MOSFET switching loss equations used to predict system efficiency need to be modified in order to account for the effects of CSI. Further details behind the effects of CSI and modification of switching loss equations are outlined in Tl's Application Note SLPA009.



Application Information (continued)






Figure 29.

The combination of TI's latest generation silicon and optimized packaging technology has created a benchmarking solution that outperforms industry standard MOSFET chipsets of similar $R_{DS(ON)}$ and MOSFET chipsets with lower $R_{DS(ON)}$. Figure 30 and Figure 31 compare the efficiency and power loss performance of the CSD87350Q5D versus industry standard MOSFET chipsets commonly used in this type of application. This comparison purely focuses on the efficiency and generated loss of the power semiconductors only. The performance of CSD87350Q5D clearly highlights the importance of considering the Effective AC On-Impedance $(Z_{DS(ON)})$ during the MOSFET selection process of any new design. Simply normalizing to traditional MOSFET $R_{DS(ON)}$ specifications is not an indicator of the actual in-circuit performance when using TI's Power Block technology.







Application Information (continued)

Table 1 compares the traditional DC measured $R_{DS(ON)}$ of CSD87350Q5D versus its $Z_{DS(ON)}$. This comparison takes into account the improved efficiency associated with TI's patented packaging technology. As such, when comparing TI's Power Block products to individually packaged discrete MOSFETs or dual MOSFETs in a standard package, the in-circuit switching performance of the solution must be considered. In this example, individually packaged discrete MOSFETs or dual MOSFETs in a standard package would need to have DC measured $R_{DS(ON)}$ values that are equivalent to CSD87350Q5D's $Z_{DS(ON)}$ value in order to have the same efficiency performance at full load. Mid to light-load efficiency will still be lower with individually packaged discrete MOSFETs or dual MOSFETs in a standard package.

Table 1. Comparison of $R_{DS(ON)}$ vs $Z_{DS(ON)}$

PARAMETER	HS		LS		
PARAMETER	TYP	MAX	TYP	MAX	UNIT
Effective AC On-Impedance Z _{DS(ON)} (V _{GS} = 5 V)	5		1.2	-	~ 0
DC Measured R _{DS(ON)} (V _{GS} = 4.5 V)	5	6.8	2.1	2.8	mΩ

6.1.2 Power Loss Curves

MOSFET centric parameters such as $R_{DS(ON)}$ and Q_{gd} are needed to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. Figure 1 plots the power loss of the CSD87350Q5D as a function of load current. This curve is measured by configuring and running the CSD87350Q5D as it would be in the final application (see Figure 32). The measured power loss is the CSD87350Q5D loss and consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.

$$(V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW AVG} \times I_{OUT}) = Power Loss$$
(1)

The power loss curve in Figure 1 is measured at the maximum recommended junction temperatures of 125°C under isothermal test conditions.

6.1.3 Safe Operating Curves (SOA)

The SOA curves in the CSD87350Q5D data sheet provides guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 3 to Figure 5 outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of $4"(W) \times 3.5"(L) \times 0.062"(T)$ and 6 copper layers of 1 oz. copper thickness.

6.1.4 Normalized Curves

The normalized curves in the CSD87350Q5D data sheet provides guidance on the Power Loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of system conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change is system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the Power Loss curve and the change in temperature is subtracted from the SOA curve.



6.2 Typical Application




Figure 32.

6.2.1 Design Example: Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see *Operating Conditions*). Though the Power Loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure will outline the steps the user should take to predict product performance for any set of system conditions.

6.2.2 Operating Conditions

- Output Current = 25 A
- Input Voltage = 7 V
- Output Voltage = 1 V
- Switching Frequency = 800 kHz
- Inductor = 0.2 µH

6.2.2.1 Calculating Power Loss

- Power Loss at 25 A = 3.5 W (Figure 1)
- Normalized Power Loss for input voltage ≈ 1.07 (Figure 7)
- Normalized Power Loss for output voltage ≈ 0.95 (Figure 8)
- Normalized Power Loss for switching frequency ≈ 1.11 (Figure 6)
- Normalized Power Loss for output inductor ≈ 1.07 (Figure 9)
- Final calculated Power Loss = 3.5 W x 1.07 x 0.95 x 1.11 x 1.07 ≈ 4.23 W

6.2.2.2 Calculating SOA Adjustments

- SOA adjustment for input voltage ≈ 2°C (Figure 7)
- SOA adjustment for output voltage ≈ -1.3°C (Figure 8)
- SOA adjustment for switching frequency ≈ 2.8°C (Figure 6)
- SOA adjustment for output inductor ≈ 1.6°C (Figure 9)
- Final calculated SOA adjustment = 2 + (-1.3) + 2.8 + 1.6 ≈ 5.1°C

In the previous design example, the estimated power loss of the CSD87350Q5D would increase to 4.23 W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 5.1°C. Figure 33 graphically shows how the SOA curve would be adjusted accordingly.

1. Start by drawing a horizontal line from the application current to the SOA curve.



Typical Application (continued)

- 2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
- 3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 5.1°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.




Figure 33. Power Block SOA



7 Layout

7.1 Layout Guidelines

There are two key system-level parameters that can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout will yield maximum performance in both areas. The following sections provide a brief description on how to address each parameter.

7.1.1 Electrical Performance

The Power Block has the ability to switch voltages at rates greater than 10kV/µs. Take special care with the PCB layout design and placement of the input capacitors, Driver IC, and output inductor.

- The placement of the input capacitors relative to the Power Block's VIN and PGND pins should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the VIN and PGND pins (see Figure 34). The example in Figure 34 uses 6×10 μF ceramic capacitors (TDK Part # C3216X5R1C106KT or equivalent). Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias interconnecting both layers. In terms of priority of placement next to the Power Block, C5, C7, C19, and C8 should follow in order.
- The Driver IC should be placed relatively close to the Power Block Gate pins. T_G and B_G should connect to the outputs of the Driver IC. The T_{GR} pin serves as the return path of the high-side gate drive circuitry and should be connected to the Phase pin of the IC (sometimes called LX, LL, SW, PH, etc.). The bootstrap capacitor for the Driver IC will also connect to this pin.
- The switching node of the output inductor should be placed relatively close to the Power Block VSW pins.
 Minimizing the node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level.
- In the event the switch node waveform exhibits ringing that reaches undesirable levels, the use of a Boost Resistor or RC snubber can be an effective way to reduce the peak ring level. The recommended Boost Resistor value will range between 1 Ω to 4.7 Ω depending on the output characteristics of Driver IC used in conjunction with the Power Block. The RC snubber values can range from 0.5 Ω to 2.2 Ω for the R and 330 pF to 2200 pF for the C. Refer to TI App Note SLUP100 for more details on how to properly tune the RC snubber values. The RC snubber should be placed as close as possible to the Vsw node and PGND see Figure 34. (1)

7.1.2 Thermal Considerations

The Power Block has the ability to use the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in Figure 34 uses vias with a 10 mil drill hole and a 16 mil capture pad.
- Tent the opposite side of the via with solder-mask.

In the end, the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.

Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla



7.2 Layout Example




Figure 34. Recommended PCB Layout (Top View)



8 Device and Documentation Support

8.1 Documentation Support

8.1.1 Related Documentation

- SLPA005
- SLPA009
- SLPU100

8.2 Trademarks

NexFET is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

8.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

8.4 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.



9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


9.1 Q5D Package Dimensions



DIM	MILLIM	ETERS	INCHES		
DIM	MIN MAX		MIN	MAX	
а	1.40	1.5	0.055	0.059	
b	0.360	0.460	0.014	0.018	
С	0.150	0.250	0.006	0.010	
c1	0.150	0.250	0.006	0.010	
d	1.630	1.730	0.064	0.068	
d1	0.280	0.380	0.011	0.015	
d2	0.200	0.300	0.008	0.012	
d3	0.291	0.391	0.012	0.015	
D1	4.900	5.100	0.193	0.201	
D2	4.269	4.369	0.168	0.172	
E	4.900	5.100	0.193	0.201	
E1	5.900	6.100	0.232	0.240	
E2	3.106	3.206	0.122	0.126	
е	1.27	TYP	0.0)50	
f	0.396	0.496	0.016	0.020	
L	0.510	0.710	0.020	0.028	
θ	0.00	_	_	_	
K	0.8	312	0.032		




9.2 Land Pattern Recommendation



NOTE: Dimensions are in mm (inches).

9.3 Stencil Recommendation




NOTE: Dimensions are in mm (inches).

For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.



9.4 Q5D Tape and Reel Information



A0 = 5.30 ±0.10 B0 = 6.50 ±0.10 K0 = 1.90 ±0.10

M0191-01

- NOTES: 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
 - 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
 - 3. Material: black static-dissipative polystyrene
 - 4. All dimensions are in mm, unless otherwise specified.
 - 5. Thickness: 0.30 ±0.05 mm
 - 6. MSL1 260°C (IR and convection) PbF-reflow compatible.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Apr-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD87350Q5D	LSON- CLIP	DQY	8	2500	330.0	13.0	5.3	6.3	1.2	8.0	12.0	Q2
CSD87350Q5D	LSON- CLIP	DQY	8	2500	330.0	12.8	5.3	6.5	1.9	8.0	12.0	Q2
CSD87350Q5D	LSON- CLIP	DQY	8	2500	330.0	12.4	5.3	6.3	1.8	8.0	12.0	Q2

www.ti.com 14-Apr-2015



*All dimensions are nominal

ń									
	Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
	CSD87350Q5D	LSON-CLIP	DQY	8	2500	335.0	335.0	32.0	
	CSD87350Q5D	LSON-CLIP	DQY	8	2500	410.0	65.0	35.0	
	CSD87350Q5D	LSON-CLIP	DQY	8	2500	367.0	367.0	35.0	

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity