1.9V

International Rectifier

IRF6718L2TRPbF IRF6718L2TR1PbF

67nC


DirectFET® Power MOSFET ②

Typical values (unless otherwise specific

20nC

64nC

Typical values (unless otherwise specified)								
V _{DSS}		V _G	S		R _{DS(on)}		R	OS(on)
25V ma	х	±20V	max	0.5	0mΩ@10	٧	1.0m	Ω@4.5V
$Q_{a \text{ tot}}$		Q_{ad}	Q,	ns2	Q_{rr}		Q_{oss}	$V_{as(th)}$



9.4nC



50nC

• RoHS Compliant Containing No Lead and Bromide ①

• Dual Sided Cooling Compatible ①

- Ultra Low Package Inductance
- \bullet Very Low $R_{_{DS(ON)}} for Reduced Conduction Losses$
- Optimized for Active O-Ring / Efuse Applications
- Compatible with existing Surface Mount Techniques ①

Applicable DirectFET Outline and Substrate Outline ①

S1	S2	SB	M2	M4	L4	L6	L8	

Description

The IRF6718L2TRPbF combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET® packaging to achieve the lowest on-state resistance in a package that has the footprint of a D-pak. The DirectFET package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET package allows dual sided cooling to maximize thermal transfer in power systems.

The IRF6718L2TRPbF has extremely low Si Rdson coupled with ultra low package resistance to minimize conduction losses. The IRF6718L2TRPbF has been optimized for parameters that are critical in reliable operation on Active O-Ring / Efuse / hot swap applications.

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	25	V
V_{GS}	Gate-to-Source Voltage	±20	
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V 3	61	
I _D @ T _A = 70°C	Continuous Drain Current, V _{GS} @ 10V ③	52	Α
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V @	270	
I _{DM}	Pulsed Drain Current ®	490	
E _{AS}	Single Pulse Avalanche Energy ®	530	mJ
I _{AR}	Avalanche Current ©	49	Α




Fig 1. Typical On-Resistance vs. Gate Voltage Notes:

- ① Click on this section to link to the appropriate technical paper.
- ② Click on this section to link to the DirectFET Website.
- ③ Surface mounted on 1 in. square Cu board, steady state.
 www.irf.com




Fig 2. Typical Total Gate Charge vs Gate-to-Source Voltage

- $\ensuremath{\mathfrak{G}}$ T_C measured with thermocouple mounted to top (Drain) of part.
- ⑤ Repetitive rating; pulse width limited by max. junction temperature.
- © Starting $T_{.1} = 25^{\circ}C$, L = 0.44mH, $R_{G} = 25\Omega$, $I_{AS} = 49$ A.

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	25			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		11		mV/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		0.50	0.70	mΩ	V _{GS} = 10V, I _D = 61A ⑦
			1.0	1.4		V _{GS} = 4.5V, I _D = 49A ⑦
$V_{GS(th)}$	Gate Threshold Voltage	1.35	1.90	2.35	V	$V_{DS} = V_{GS}$, $I_D = 150\mu A$
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Coefficient		-7.6		mV/°C	
I _{DSS}	Drain-to-Source Leakage Current			1.0	μΑ	$V_{DS} = 20V, V_{GS} = 0V$
				150		$V_{DS} = 20V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -20V
gfs	Forward Transconductance	820			S	$V_{DS} = 13V, I_{D} = 49A$
Q_g	Total Gate Charge		64	96		
Q _{gs1}	Pre-Vth Gate-to-Source Charge		18			$V_{DS} = 13V$
Q _{gs2}	Post-Vth Gate-to-Source Charge		9.4		nC	$V_{GS} = 4.5V$
Q_{gd}	Gate-to-Drain Charge		20			I _D = 49A
Q_{godr}	Gate Charge Overdrive		16.6			See Fig. 18
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})		29.4			
Q _{oss}	Output Charge		50		nC	$V_{DS} = 16V, V_{GS} = 0V$
R_{G}	Gate Resistance		0.90		Ω	
t _{d(on)}	Turn-On Delay Time		67			$V_{DD} = 13V, V_{GS} = 4.5V$ ⑦
t _r	Rise Time		140		ns	I _D = 49A
t _{d(off)}	Turn-Off Delay Time		47			$R_G = 6.8\Omega$
t _f	Fall Time		53			
C _{iss}	Input Capacitance		8910			$V_{GS} = 0V$
C _{oss}	Output Capacitance		2310		pF	$V_{DS} = 13V$
C _{rss}	Reverse Transfer Capacitance	_	1115			f = 1.0 MHz

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			61		MOSFET symbol
	(Body Diode)				Α	showing the
I _{SM}	Pulsed Source Current			490		integral reverse
	(Body Diode) ⑤					p-n junction diode.
V_{SD}	Diode Forward Voltage			1.0	V	$T_J = 25^{\circ}C, I_S = 49A, V_{GS} = 0V ?$
t _{rr}	Reverse Recovery Time		39	59	ns	T _J = 25°C, I _F = 49A
Q_{rr}	Reverse Recovery Charge		67	100	nC	di/dt = 200A/µs ⑦

Notes:

⑤ Repetitive rating; pulse width limited by max. junction temperature.

Pulse width $\leq 400 \mu s;$ duty cycle $\leq 2\%.$

Absolute Maximum Ratings

	Parameter	Max.	Units
P _D @T _A = 25°C	Power Dissipation ③	4.3	W
P _D @T _A = 70°C	Power Dissipation ③	3.0	
P _D @T _C = 25°C	Power Dissipation @	83	
T _P	Peak Soldering Temperature	270	°C
T_J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JA}$	Junction-to-Ambient ③		35	
$R_{\theta JA}$	Junction-to-Ambient ®	12.5		
$R_{\theta JA}$	Junction-to-Ambient	20		°C/W
$R_{\theta JC}$	Junction-to-Case @ ®		1.8	
$R_{\theta J\text{-PCB}}$	Junction-to-PCB Mounted	1.0		
	Linear Derating Factor ③	0.0	029	W/°C




Fig 3. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient ① (At lower pulse widths Zth_{JA} & Zth_{JC} are combined)

Notes:

- ③ Surface mounted on 1 in. square Cu board, steady state.
- ④ T_C measured with thermocouple incontact with top (Drain) of part.
- ® Used double sided cooling, mounting pad with large heatsink.
- Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- $^{\circledR}$ R $_{\theta}$ is measured at T $_{J}$ of approximately 90°C.



3 Surface mounted on 1 in. square Cu board (still air).





 Mounted on minimum footprint full size board with metalized back and with small clip heatsink. (still air)




Fig 4. Typical Output Characteristics




Fig 6. Typical Transfer Characteristics




Fig 8. Typical Capacitance vs.Drain-to-Source Voltage






Fig 5. Typical Output Characteristics




Fig 7. Normalized On-Resistance vs. Temperature




Fig 9. Typical On-Resistance vs.
Drain Current and Gate Voltage

4

International




Fig 10. Typical Source-Drain Diode Forward Voltage





Fig 12. Maximum Drain Current vs. Case Temperature



www.irf.com

IRF6718L2TR/TR1PbF




Fig 11. Maximum Safe Operating Area




Fig 13. Typical Threshold Voltage vs. Junction Temperature




Fig 14. Typ. Forward Transconductance vs. Drain Current Fig 15. Maximum Avalanche Energy vs. Drain Current




Fig 16. Typical Avalanche Current vs. Pulsewidth




Fig 17. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 16, 17: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
 - Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 19a, 19b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{imax} (assumed as 25°C in Figure 16, 17).

 t_{av} = Average time in avalanche.

D = Duty cycle in avalanche = $t_{av} \cdot f$

 $Z_{th,JC}(D, t_{av})$ = Transient thermal resistance, see figure 11)

$$\begin{split} P_{D \; (ave)} = 1/2 \; (\; 1.3 \cdot BV \cdot I_{aV}) = \triangle T/ \; Z_{thJC} \\ I_{av} = 2\triangle T/ \; [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS \; (AR)} = P_{D \; (ave)} \cdot t_{av} \end{split}$$




Fig 18a. Gate Charge Test Circuit




Fig 18b. Gate Charge Waveform




Fig 19a. Unclamped Inductive Test Circuit




Fig 19b. Unclamped Inductive Waveforms




Fig 20a. Switching Time Test Circuit




Fig 20b. Switching Time Waveforms

www.irf.com





Fig 19. Diode Reverse Recovery Test Circuit for N-Channel HEXFET® Power MOSFETs

DirectFET® Board Footprint, L6 (Large Size Can).


Please see AN-1035 for DirectFET assembly details and stencil and substrate design recommendations




8 www.irf.com

DirectFET® Outline Dimension, L6 Outline (LargeSize Can).

Please see AN-1035 for DirectFET assembly details and stencil and substrate design recommendations




DirectFET® Part Marking



www.irf.com 9

DirectFET® Tape & Reel Dimension (Showing component orientation).



NOTE: Controlling dimensions in mm Std reel quantity is 4000 parts. (ordered as IRF6718L2PBF).

REEL DIMENSIONS									
S	STANDARD OPTION (QTY 4000)								
	ME	TRIC	IMP	ERIAL					
CODE	MIN	MAX	MIN	MAX					
Α	330.0	N.C	12.992	N.C					
В	20.2	N.C	0.795	N.C					
С	12.8	13.2	0.504	0.520					
D	1.5	N.C	0.059	N.C					
Е	100.0	N.C	3.937	N.C					
F	N.C	22.4	N.C	0.889					
G	16.4	18.4	0.646	0.724					
Н	15.9	18.4	0.626	0.724					

10

NOTE: CONTROLLING

DIMENSIONS							
		TRIC	IMPERIAL				
CODE	MIN	MAX	MIN	MAX			
Α	11.90	12.10	0.469	0.476			
В	4.00	N/C	0.157	N/C			
C	15.90	16.30	0.623	0.642			
D	7.40	7.60	0.291	0.299			
Е	7.20	7.40	0.283	0.291			
F	9.30	9.50	0.366	0.374			
G	1.50	N/C	0.059	N/C			
н	1 50	1 60	0.059	0.063			

Note: For the most current drawing please refer to IR website at http://www.irf.com/package

Data and specifications subject to change without notice.

This product has been designed and qualified to MSL1 rating for the Consumer market.

Additional storage requirement details for DirectFET products can be found in application note AN1035 on IR's Web site.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903