
International Rectifier

IRF6810STRPbFIRF6810STR1PbF

DirectFET®plus Power MOSFET ②

Typical values (unless otherwise specified)

_	Typical values (allies stiller vice specifica)								
	V _{DSS} V _{GS}			R _{DS(on)}	R	R _{DS(on)}			
	25V ma	ax ±16V max		4.0	mΩ @ 10	5.6m <u>۷</u>	5.6mΩ @ 4.5V		
	Q _{g tot}	\mathbf{Q}_{gd}	Q	gs2	Q_{rr}	Q _{oss}	$V_{gs(th)}$		
	7.4nC	2 7nC	0.0	gnC	12nC	8 0nC	1.61/		





• RoHS Compliant and Halogen Free ①

• Low Profile (<0.7 mm)

• Dual Sided Cooling Compatible ①

Ultra Low Package Inductance

• Optimized for High Frequency Switching ①

• Ideal for CPU Core DC-DC Converters

Optimized for Control FET Application①

• Compatible with existing Surface Mount Techniques ① 7.4nC 2.7nC 0.98nC

• 100% Rg tested

Footprint compatible to DirectFET

Applicable DirectFET Outline and Substrate Outline ①

S1	S2	SB	M2	M4	L4	L6	L8	

Description

The IRF6810STRPbF combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET™ packaging to achieve improved performance in a package that has the footprint of a MICRO-8 and only 0.7 mm profile. The DirectFET package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET package allows dual sided cooling to maximize thermal transfer in power systems, improving previous best thermal resistance by 80%.

The IRF6810STRPbF has low gate resistance and low charge along with ultra low package inductance providing significant reduction in switching losses. The reduced losses make this product ideal for high efficiency DC-DC converters that power the latest generation of processors operating at higher frequencies. The IRF6810STRPbF has been optimized for the control FET socket of synchronous buck operating from 12 volt bus converters.

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	25	.,,
V _{GS}	Gate-to-Source Voltage	±16	\
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V ③	16	
I _D @ T _A = 70°C	Continuous Drain Current, V _{GS} @ 10V 3	13	_
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V ⊕	50	A
I _{DM}	Pulsed Drain Current ®	130	
E _{AS}	Single Pulse Avalanche Energy ©	51	mJ
I _{AB}	Avalanche Current ⑤	13	Α




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Typical Total Gate Charge vs Gate-to-Source Voltage

Notes:

- ① Click on this section to link to the appropriate technical paper.
- ② Click on this section to link to the DirectFET Website.
- ③ Surface mounted on 1 in. square Cu board, steady state.
- $\ensuremath{\mathfrak{G}}$ T_C measured with thermocouple mounted to top (Drain) of part.
- ⑤ Repetitive rating; pulse width limited by max. junction temperature.
- © Starting $T_J = 25$ °C, L = 0.601mH, $R_G = 50\Omega$, $I_{AS} = 13$ A.

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	25			٧	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		22		mV/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		4.0	5.2	0	$V_{GS} = 10V, I_{D} = 16A$ ②
, ,			5.6	7.3	mΩ	V _{GS} = 4.5V, I _D = 13A ⑦
$V_{GS(th)}$	Gate Threshold Voltage	1.1	1.6	2.1	V	V - V I - 25uA
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient		-5.9		mV/°C	$V_{DS} = V_{GS}, I_D = 25\mu A$
I _{DSS}	Drain-to-Source Leakage Current			1.0	μΑ	$V_{DS} = 20V, V_{GS} = 0V$
				150	ĮμΑ	$V_{DS} = 20V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	n^	V _{GS} = 16V
	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -16V
gfs	Forward Transconductance	182			S	$V_{DS} = 13V, I_{D} = 13A$
Q_g	Total Gate Charge		7.4	11		
Q _{gs1}	Pre-Vth Gate-to-Source Charge		1.6		1	$V_{DS} = 13V$
Q _{gs2}	Post-Vth Gate-to-Source Charge		0.98		nC	$V_{GS} = 4.5V$
Q_{gd}	Gate-to-Drain Charge		2.7			$I_D = 13A$
Q_godr	Gate Charge Overdrive		2.1		1	See Fig. 15
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})		3.68		1	
Q _{oss}	Output Charge		8.9		nC	$V_{DS} = 16V, V_{GS} = 0V$
R_{G}	Gate Resistance		0.4		Ω	
t _{d(on)}	Turn-On Delay Time		8.2			$V_{DD} = 13V, V_{GS} = 4.5V$ ⑦
t _r	Rise Time		22]	$I_D = 13A$
t _{d(off)}	Turn-Off Delay Time		11		ns	$R_G = 1.8\Omega$
t _f	Fall Time		4.8		1	
C _{iss}	Input Capacitance		1038			$V_{GS} = 0V$
C _{oss}	Output Capacitance		325		pF	$V_{DS} = 13V$
C _{rss}	Reverse Transfer Capacitance		74			f = 1.0MHz

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			16		MOSFET symbol
	(Body Diode)				Α	showing the
I _{SM}	Pulsed Source Current			120	130	integral reverse
	(Body Diode) ⑤			130		p-n junction diode.
V_{SD}	Diode Forward Voltage			1.0	V	$T_J = 25^{\circ}C, I_S = 13A, V_{GS} = 0V $
t _{rr}	Reverse Recovery Time		12	18	ns	$T_J = 25^{\circ}C, I_F = 13A$
Q _{rr}	Reverse Recovery Charge		8.4	13	nC	di/dt = 280A/µs ⑦

Notes:


 $\ensuremath{ \bigcirc }$ Pulse width $\le 400 \mu s;$ duty cycle $\le 2\%.$

Absolute Maximum Ratings

	Parameter	Max.	Units
P _D @T _A = 25°C	Power Dissipation ③	2.1	
$P_D @ T_A = 70^{\circ}C$	Power Dissipation ③	1.3	W
$P_D @ T_C = 25^{\circ}C$	Power Dissipation [®]	20	
T _P	Peak Soldering Temperature	270	
TJ	Operating Junction and	-40 to + 150	°C
T _{STG}	Storage Temperature Range		

Thermal Resistance


	Parameter	Тур.	Max.	Units	
$R_{\theta JA}$	Junction-to-Ambient 30	_	60		
$R_{\theta JA}$	Junction-to-Ambient ® ®	12.5			
$R_{\theta JA}$	Junction-to-Ambient ®®	20		°C/W	
$R_{\theta JC}$	Junction-to-Case ⊕®		6.3		
$R_{\theta J\text{-PCB}}$	Junction-to-PCB Mounted	1.0			
	Linear Derating Factor ®	Linear Derating Factor ③ 0.0			




 $\textbf{Fig 3.} \ \ \textbf{Maximum Effective Transient Thermal Impedance, Junction-to-Ambient } \ \ \textbf{3}$

Notes:

- $\ensuremath{\$}$ Used double sided cooling , mounting pad with large heatsink.
- Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- $^{\circledR}$ R_{θ} is measured at T_J of approximately 90°C.



③ Surface mounted on 1 in. square Cu (still air).



Mounted to a PCB with small clip heatsink (still air)



 Mounted on minimum footprint full size board with metalized back and with small clip heatsink (still air)




Fig 4. Typical Output Characteristics




Fig 6. Typical Transfer Characteristics




Fig 8. Typical Capacitance vs.Drain-to-Source Voltage




Fig 5. Typical Output Characteristics




Fig 7. Normalized On-Resistance vs. Temperature




Fig 9. Typical On-Resistance vs. Drain Current and Gate Voltage




Fig 10. Typical Source-Drain Diode Forward Voltage




Fig 12. Maximum Drain Current vs. Case Temperature




Fig 11. Maximum Safe Operating Area




Fig 13. Typical Threshold Voltage vs. Junction Temperature




Fig 14. Maximum Avalanche Energy vs. Drain Current




Fig 15a. Gate Charge Test Circuit




Fig 16a. Unclamped Inductive Test Circuit




Fig 15b. Gate Charge Waveform




Fig 16b. Unclamped Inductive Waveforms




Fig 17a. Switching Time Test Circuit




Fig 17b. Switching Time Waveforms






Fig 18. Diode Reverse Recovery Test Circuit for HEXFET® Power MOSFETs

DirectFET®plus Board Footprint, S1 Outline (Small Size Can).


Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET *plus*. This includes all recommendations for stencil and substrate designs.






www.irf.com 7

DirectFET®plus Outline Dimension, S1 Outline (Small Size Can, 1- Source Pad). Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFETplus. This includes all recommendations for stencil and substrate designs




DIMENSIONS									
	MET	RIC	IMPERIAL						
CODE	MIN	MAX	MIN	MAX					
Α	4.75	4.85	0.187	0.191					
В	3.70	3.95	0.146	0.156					
С	2.75	2.85	0.108	0.112					
D	0.35	0.45	0.014	0.018					
E	0.48	0.52	0.019	0.020					
F	0.58	0.62	0.023	0.024					
G	0.48	0.52	0.019	0.020					
Н	1.08	1.12	0.043	0.044					
J	N/A	N/A	N/A	N/A					
K	0.80	0.90	0.031	0.035					
L	1.70	1.80	0.067	0.071					
М	0.535	0.595	0.021	0.023					
Р	0.08	0.17	0.003	0.007					
R	0.02	0.08	0.0008	0.0031					

DirectFET®plus Part Marking



8 www.irf.com


DirectFET®plus Tape & Reel Dimension (Showing component orientation).



NOTE: Controlling dimensions in mm Std reel quantity is 4800 parts. (ordered as IRF6810STRPBF). For 1000 parts on 7" reel, order $\,$ IRF6810STR1PBF

	REEL DIMENSIONS									
S.	TANDARI	OPTION	(QTY 48	00)	TR	1 OPTION	(QTY 10	00)		
	ME	TRIC	IMP	IMPERIAL		TRIC	IMPERIAL			
CODE	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Α	330.0	N.C	12.992	N.C	177.77	N.C	6.9	N.C		
В	20.2	N.C	0.795	N.C	19.06	N.C	0.75	N.C		
С	12.8	13.2	0.504	0.520	13.5	12.8	0.53	0.50		
D	1.5	N.C	0.059	N.C	1.5	N.C	0.059	N.C		
Е	100.0	N.C	3.937	N.C	58.72	N.C	2.31	N.C		
F	N.C	18.4	N.C	0.724	N.C	13.50	N.C	0.53		
G	12.4	14.4	0.488	0.567	11.9	12.01	0.47	N.C		
Н	11.9	15.4	0.469	0.606	11.9	12.01	0.47	N.C		

LOADED TAPE FEED DIRECTION



NOTE: CONTROLLING
DIMENSIONS IN MM

DIMENSIONS								
	MET	RIC	IMPERIAL					
CODE	MIN	MAX	MIN	MAX				
Α	7.90	8.10	0.311	0.319				
В	3.90	4.10	0.154	0.161				
С	11.90	12.30	0.469	0.484				
D	5.45	5.55	0.215	0.219				
E	4.00	4.20	0.158	0.165				
F	5.00	5.20	0.197	0.205				
G	1.50	N.C	0.059	N.C				
Н	1.50	1.60	0.059	0.063				

Data and specifications subject to change without notice. This product has been designed and qualified for the Consumer market.

Qualification Standards can be found on IR's Web site.

International
Rectifier

IR WORLD HEADQUARTERS: 101N Sepulveda Blvd, El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903