

ANALOG INTEGRATED CIRCUIT LAYOUT (EE 549)

DESIGN OF A LINEAR VOLTAGE REGULATOR

PROJECT

Name: Anish Madurai Narayanamurthy

UB Person #: 50249279

Date: 05-12-2018

INTRODUCTION:

A linear voltage regulator circuit provides a constant voltage over a fixed load independent of the supply voltage.

SCHEMATIC OF LDO:




Fig 1

LAYOUT AND DESIGN RULE CHECK:




Fig 2

```

Virtuoso® 6.1.6-64b - Log: /eng/home/anishmad/CDS.log
File Tools Options Help
cadence

executing: drc(npnEmitterContact (area > ((lambda * 2.0 * (lambda * 2.0)) + (lambda * 0.1 * (la...
executing: drc(npnBaseContactEdge (width < (lambda * 2.0)) errMsg)
executing: drc(npnBaseContact (area > ((lambda * 2.0 * (lambda * 2.0)) + (lambda * 0.1 * (lam...
executing: drc(npnEmitterEdge npnEmitterContactEdge (enc < (lambda * 3.0)) errMsg)
executing: drc(pbaseEdge npnEmitterEdge (enc < (lambda * 2.0)) errMsg)
executing: drc(npnEmitterEdge npnBaseTapEdge (sep < (lambda * 4.0)) errMsg)
executing: drc(pbaseEdge npnBaseTapEdge (enc < (lambda * 2.0)) errMsg)
executing: drc(npnBaseTapEdge npnBaseContactEdge (enc < (lambda * 2.0)) errMsg)
executing: drc(nwellEdge pbaseEdge (enc < (lambda * 6.0)) errMsg)
executing: saveDerived(geomAndNot(pbase nwell) errMsg)
executing: drc(npnCollectorEdge pbaseEdge (sep < (lambda * 4.0)) errMsg)
executing: drc(npnCollectorEdge npnCollectorContactEdge (enc < (lambda * 2.0)) errMsg)
executing: drc(nwellEdge npnCollectorEdge (enc < (lambda * 3.0)) errMsg)
executing: saveDerived(geomAndNot(cactive nwell) errMsg)
executing: drc(nselectEdge npnCollectorEdge (enc < (lambda * 2.0)) errMsg)
executing: saveDerived(geomAndNot(cactive nselect) errMsg)
DRC started.....Sat May 12 03:56:41 2018
completed.....Sat May 12 03:56:43 2018
CPU TIME = 00:00:00 TOTAL TIME = 00:00:02
***** Summary of rule violations for cell "LD0 layout" *****
# errors Violated Rules
14 Found a contact (cc) shape with no active/poly/poly2 overlap
14 Total errors found

mouse L: showClickInfo() M: setDRCForm() R: _IxHiMousePopUp()
1 | >

```

FIG 3

The total area covered by the layout is $(1.2692 \times 1.0264) \text{ mm} = 1.302 \text{ mm}^2$

SCHEMATIC EXTRACTION:




FIG 4

SCHEMATIC, LAYOUT DESIGN AND EXTRACTED OUTPUT OF EACH BLOCK:
Widlar Bandgap Reference




Fig 5




Fig 6

The total area covered by this block is $(225.6 \times 217.2) \mu\text{m} = 0.049 \text{ mm}^2$

PMOS current mirrors were used to generate the current of $300\mu\text{A}$

Layout is drawn for moderate matching: BJT interdigitated pattern – $T2 \ T2 \ T2 \ T2$

Resistors: DBABABABABACABABABABABD

$T2 \ T1 \ T3 \ T2$

Resistors (PMOS current mirrors): ABA|ABA

$T2 \ T2 \ T2 \ T2$

PMOS interdigitated pattern: $sA_D B_S B_D A_S$




Fig 7




FIG 8




FIG 9

Error Amplifier




FIG 10




FIG 11

The total area covered by this block is $(505.2 \times 450) \mu\text{m} = 0.22734 \text{ mm}^2$

Common-centroid layout interdigitated pattern:

MP1(A), MP2(B), MP3(C):

$D C_S A_D S C_D$

$D C_S B_D S C_D$

MP4(A), MP5(B):

$D A_S B_D B_S A_D$

$D B_S A_D A_S B_D$

$D A_S B_D B_S A_D$

$D B_S A_D A_S B_D$

$D A_S B_D B_S A_D$

$D B_S A_D A_S B_D$

$D A_S D B_{SS} B_D S A_D$

MP7(A), MP8(B):

$D A_S D B_{SS} B_D S A_D$

MP7(A), MP8(B):

$D A_S D B_{SS} B_D S A_D$

MP9(A), MP10(B):

$D A_S B_D B_S A_D$

$D B_S A_D A_S B_D$

MN2(A), MN3(B):

$S A_D S B_S B_S D A_S$

MN4(A), MN5(B), MN6(C), MN7(D):

CDDC

DACD

CBB




FIG 12

Feedback Resistors and the external load resistor

Common-centroid layout interdigitated pattern for the resistors:

Resistors(Feedback): R2(B)- 40k Ω , R1(A)- 32k Ω **BBAABAABB** (Each segment equivalent to 8k Ω ; W- 16 μm , L- 87.2 μm)

Load Resistor: 10 Ω = 3 segments **AAA** = 30 Ω each (W=3.2 μm , L= 2.8 μm)




FIG 13




FIG 14




FIG 15




FIG 16




FIG 17




FIG 18

The total area covered by the feedback resistor block is $(248.8 \times 108) \mu\text{m} = 0.0268704 \text{ mm}^2$

R2 and R1 values are chosen to be big enough to kill the current which satisfies the following specification of standby current $< 0.1\text{mA}$ and also to reduce load on the power transistor, so that a smaller (W/L) ratio can be used which saves area. The ratio is also maintained;

$$V_{\text{out}} = V_{\text{ref}} (R_1 + R_2) / R_1;$$

$$2.6 = 1.2 (32\text{k} \Omega + 40\text{k} \Omega) / 32\text{k} \Omega$$

NMOS Power Pass Transistor




FIG 19




FIG 20

The total area covered by this block is $(420.8 \times 1026.4) \mu\text{m} = 0.431909 \text{ mm}^2$

Interdigitated pattern: (A: W/L= 1 mm/1.6 μm) 50 fingers



[illegible]

FIG 21

LAYOUT, DESIGN RULE CHECK AND EXTRACTED IMAGE OF LDO IN THE PAD FRAME:




FIG 22

```

Virtuoso® 6.1.6-64b - Log: /eng/home/anishmad/CDS.log
File Tools Options Help
cadence

executing: drc(phaseEdge nprEmitterEdge (enc < (lambda * 2.0)) errMesg)
executing: drc(npnEmitterEdge npnBaseTapEdge (sep < (lambda * 4.0)) errMesg)
executing: drc(phaseEdge nprBaseTapEdge (enc < (lambda * 2.0)) errMesg)
executing: drc(npnBaseTapEdge nprBaseContactEdge (enc < (lambda * 2.0)) errMesg)
executing: drc(nwellEdge phaseEdge (enc < (lambda * 5.0)) errMesg)
executing: saveDerived(geomAndNot(phase nwell) errMesg)
executing: drc(npnCollectorEdge phaseEdge (sep < (lambda * 4.0)) errMesg)
executing: drc(npnCollectorEdge npnCollectorContactEdge (enc < (lambda * 2.0)) errMesg)
executing: drc(nwellEdge nprCollectorEdge (enc < (lambda * 3.0)) errMesg)
executing: saveDerived(geomAndNot(cactive nwell) errMesg)
executing: drc(nselectEdge nprCollectorEdge (enc < (lambda * 2.0)) errMesg)
executing: saveDerived(geomAndNot(cactive nselect) errMesg)
DRC started.....Sun May 13 20:33:01 2018
completed.....Sun May 13 20:33:03 2018
CPU TIME = 00:00:00 TOTAL TIME = 00:00:02
***** Summary of rule violations for cell "LDOpad layout" *****
# errors Violated Rules
14 Found a contact (cc) shape with no active/poly/poly2 overlap
14 Total errors found

mouse L: showClickInfo() M: setDRCForm() R: b4MousePopUp()

```

FIG 23

The power pass transistor is placed at least 300 μm apart (304.8 μm) from the rest of the circuit and placed 52.8 μm from the pad frame to protect the circuit from thermal runaway/breakdown. **The area inside the pad frame is 1348 $\mu\text{m} \times 1348 \mu\text{m}$. The total area covered by the regulator inside the layout is (1.2692 \times 1.0264) mm = 1.302 mm²**




FIG 24

LAYOUT VS SCHEMATIC

```

/eng/home/anishmad/Desktop/LVS/si.log
File Edit View Help
cadence

End netlist: May 12 10:54:49 2018
Moving original netlist to extNetlist
Removing parasitic components from netlist
  presistors removed: 0
  pcapacitors removed: 261
  pinductors removed: 0
  pdiodes removed: 0
  trans lines removed: 0
  110 nodes merged into 110 nodes

Begin netlist: May 12 10:54:49 2018
  view name list = ("auLvs" "schematic")
  stop name list = ("auLvs")
  library name = "Project"
  cell name = "LDO"
  view name = "schematic"
  globals lib = "basic"
Running Artist Flat Netlisting ...
*WARNING* (icLic-3) Could not get license Virtuoso Layout Suite L
*WARNING* (icLic-21) License Virtuoso Layout Suite L ("Layout L") is not available to run Layout L.
Trying to check out the license Virtuoso Layout Suite XL ("Layout XL") instead.
*WARNING* (icLic-3) Could not get license Virtuoso Layout Suite XL
*WARNING* (icLic-21) License Virtuoso Layout Suite XL ("Layout XL") is not available to run Layout L.
Trying to check out the license Virtuoso Layout Suite GXL ("Layout GXL") instead.
*INFO* (icLic-25) License Virtuoso Layout Suite GXL ("Layout GXL") was used to run Layout L.
End netlist: May 12 10:54:50 2018
Moving original netlist to extNetlist
Removing parasitic components from netlist
  presistors removed: 0
  pcapacitors removed: 0
  pinductors removed: 0
  pdiodes removed: 0
  trans lines removed: 0
  71 nodes merged into 71 nodes

Running netlist comparison program: LVS
Begin comparison: May 12 10:54:50 2018
@(#) $CDS: LVS version 6.1.6-64b 10/30/2014 21:55 (sjfbm191) $

10 net-list ambiguities were resolved by random selection.
The net-lists match.

      layout schematic
      instances
un-matched      0      0
rewired          0      0
size errors      0      0
pruned           0      0
active          182    90
total           182    90

      nets
un-matched      0      0
merged          0      0
pruned           0      0
active          69     69
total           69     69

      terminals
un-matched      0      0
matched but
different type   0      0
total           4      4

```

FIGURE: LVS

SIMULATION RESULT OF VOUT:




FIG 25

Fig 25: Transient response of V_{out} of the regulator from the pad frame with load connected - $V_{out} = 2.6$ V

Simulation results to find $(W/L) = (50\text{mm}/1.6\mu\text{m})$

Considering current driving capability, output voltage with and without load and power handling capability.

Fig 26: Output voltage vs W ($V = 2.5$ to 2.6), Fig 27: Current with load (10Ω) vs $W = 254\text{mA}$, Fig 28:

Current without load (Standby Current) vs $W = 37.4\mu\text{A}$ at 50mm




FIG 26




FIG 27




FIG 28

Simulation results of Widlar Bandgap reference used in the regulator:

Fig 29: Transient response of V_{ref} in the regulator, Fig 30: V_{ref} with respect to temperature (-50°C – 100°C) – Average $V_{ref} = 1.201\text{ V}$




FIG 29




FIG 30

Simulation results with respect to the power pass transistor used in the regulator:




FIG 31




FIG 32




FIG 33

Fig 31: Transient response with respect to handling power

Fig 32: Transient response with respect to handling load current from one node of the power pass transistor (1 mm) – 5.0964 mA, so for 50 nodes (50 mm) – 5.0964 mA \times 50

Fig 33: Transient response of the power pass transistor's current without load (Standby Current)

Table below shows the specifications met by the power pass transistor.

Power Handling	624.8 mW
Current Handling	254.8215 mA
Standby Current	37.4 μ A

Power dissipated by T1:

$$P_d = I (V_{in} - V_{out})$$

$$P_d = 254.8215 (5 - 2.6)$$

$$P_d = 611 \text{ mW}$$

LINE REGULATION (dV_{OUT}/dV_{IN})




FIG 34




FIG 35

Fig 34 and Fig 35: Shows the rate of change of V_{out} with respect to V_{in} , it can be observed that a V_{in} of 2.8V is required for the circuit to be operated in the regulated region.

Fig 36: Shows dV_{out}/dV_{in} in the regulated region.




FIG 36

The rate of change of output with respect to the input is $dV_{out}/dV_{in} = 6.76\text{mV/V}$

LOAD REGULATION (dV_{OUT}/dV_{IN})




FIG 37

Fig 37: Shows dV_{out}/dI_L of the circuit varying beyond the load(0 – 10 Ω), from this plot the dV_{out}/dI_L is **337mV/A**, however we are interested in this circuit which is operated with a maximum of an assumed load of 10 Ω , the figure below shows the variation of the output with respect to this load.

Fig 38: Shows the actual load regulation of the circuit,




FIG 38

The rate of change of output with respect to the load is $dV_{out}/dI_L = 10\text{mV}$ per milliamps

V_{OUT} vs TEMPERATURE (-30°C to 100°C)




FIG 39

The rate of change of output with respect to the temperature is $dV_{out}/dT_{emp} = 1.3\text{mV}/^\circ\text{C}$

DROPOUT VOLTAGE ($V_{IN} - V_{OUT}$)

Dropout voltage can be defined as the minimum difference between the input and output voltage where the circuit ceases to regulate.




FIG 40

As per Fig 40, the dropout voltage $V_{IN} - V_{OUT} = 2.9842 - 2.6 = 384\text{mV}$

EFFICIENCY

$$P_{OUT}/P_{IN} = V_{OUT}/V_{IN} = \frac{5}{2.6} \times 100\% = 52\%$$

Table of specifications met by the voltage regulator vs the required specs

V_{ref}	1.201V (Average)
V_{out}	2.6V
Maximum load current handling capability	254.8215mA > 125mA
Maximum Power handling capability	624.8 mW > 320mW
Standby Current	37.4μA < 0.2mA
Line Regulation	6.76mV per volt
Load Regulation	10mV per milliamps
Temperature variation	1.3mV per °C
Dropout Voltage	384mV
Efficiency	52%
Power dissipated by T1	611 mW

CONCLUSION

A linear voltage regulator is designed and the required specifications are met.