

BROWN

Rethinking Secure NVMs in the Age of CXL

Samuel Thomas

CXL is here!

Intel, Google and others join forces for CXL interconnect

CXL is designed to create a high-speed, low latency interconnect between the CPU and workload accelerators

March 13, 2019 By: Will Calvert  Have your say

FINALLY, A COHERENT INTERCONNECT STRATEGY: CXL ABSORBS GEN-Z

November 23, 2021 Timothy Prickett Morgan

Compute Express Link (CXL) 3.0 Debuts, Wins CPU Interconnect Wars

News By Paul Alcorn last updated August 2, 2022

CXL emerges as the clear winner of the CPU interconnect wars.

CXL is here!

Intel, Google and others join forces for CXL interconnect

CXL is designed to create a high-speed, low latency interconnect between the CPU and workload accelerators

March 13, 2019 By: Will Calvert  Have your say

FINALLY, A COHERENT INTERCONNECT STRATEGY: CXL ABSORBS GEN-Z

November 23, 2021 Timothy Prickett Morgan

Compute Express Link (CXL) 3.0 Debuts, Wins CPU Interconnect Wars

News By Paul Alcorn last updated August 2, 2022

CXL emerges as the clear winner of the CPU interconnect wars.

CXL is here!

Samsung Electronics Introduces Industry's First 512GB CXL Memory Module

Korea on May 10, 2022

Intel Sapphire Rapids CXL with Emmitsburg PCH Shown at SC21

By Patrick Kennedy - December 7, 2021

Intel, Google and others join forces to finally settle on CXL interconnect

CXL is designed to create a high-speed, low latency interconnect between the CPU and workload accelerators

March 13, 2019 By: Will Calvert  Have your say

FINALLY, A COHERENT INTERCONNECT STRATEGY: CXL ABSORBS GEN-Z

November 23, 2021 Timothy Prickett Morgan

Compute Express Link (CXL) 3.0 Debuts, Wins CPU Interconnect Wars

News By Paul Alcorn last updated August 2, 2022

CXL emerges as the clear winner of the CPU interconnect wars.

CXL is here!

Samsung Electronics Introduces Industry's First 512GB CXL Memory Module

Korea on May 10, 2022

Intel Sapphire Rapids Chip Set Showcases CXL at Emmitsburg PCH Show

By Patrick Kennedy - December 7, 2021

Pond: CXL-Based Memory Pooling Systems for Cloud Platforms

Demystifying CXL Memory with Genuine CXL-Ready Systems and Devices

TPP: Transparent Page Placement for CXL-Enabled Tiered-Memory

Hasan Al Maruf
University of Michigan
USA

Johannes Weiner
Meta Inc.
USA

Chris Petersen
Meta Inc.
USA

Mosharaf Chowdhury
University of Michigan
USA

Prakash Chauhan
Meta Inc.
USA

Hao Wang
NVIDIA
USA

Niket Agarwal
NVIDIA
USA

Abhishek Dhanotia
Meta Inc.
USA

Pallab Bhattacharya
NVIDIA
USA

Shobhit Kanaujia
Meta Inc.
USA

Intel, Google and others join forces for CXL interconnect

CXL is designed to create a high-speed, low latency interconnect between the CPU and workload accelerators

March 13, 2019 By: Will Calvert  Have your say

How should we think about the CXL architecture?

Samsung Electronics Introduces Industry's First 512GB CXL Memory Module

Korea on May 10, 2022

Samuel Thomas, EMERALD 2024

FINALLY, A COHERENT INTERCONNECT STRATEGY: CXL ABSORBS GEN-Z

November 23, 2021 Timothy Prickett Morgan

Compute Express Link (CXL) 3.0 Debuts, Wins CPU Interconnect Wars

News By Paul Alcorn last updated August 2, 2022

CXL emerges as the clear winner of the CPU interconnect wars.

CXL is here!

Pond: CXL-Based Memory

Demystifying Genuine CXL

TPP: Transparent Page Placement for CXL-Enabled Tiered-Memory

Hasan Al Maruf
University of Michigan
USA

Johannes Weiner
Meta Inc.
USA

Chris Petersen
Meta Inc.
USA

Mosharaf Chowdhury
University of Michigan
USA

Prakash Chauhan
Meta Inc.
USA

Hao Wang
NVIDIA
USA

Niket Agarwal
NVIDIA
USA

Abhishek Dhanotia
Meta Inc.
USA


Pallab Bhattacharya
NVIDIA
USA


Shobhit Kanaujia
Meta Inc.
USA

Intel Sapphire Rapids Chip Set Showcases CXL at Emmitsburg PCH Show


By Patrick Kennedy - December 7, 2021

Emerging Technologies








Outline





Outline
















On-Chip, Trusted




Off-Chip, Untrusted




On-Chip, Trusted

Off-Chip, Untrusted




On-Chip, Trusted

Off-Chip, Untrusted




On-Chip, Trusted

Off-Chip, Untrusted




On-Chip, Trusted

Off-Chip, Untrusted




On-Chip, Trusted





Off-Chip, Untrusted




On-Chip, Trusted




Off-Chip, Untrusted




On-Chip, Trusted




Off-Chip, Untrusted




On-Chip, Trusted



Off-Chip, Untrusted




On-Chip, Trusted




Fetch d!


Off-Chip, Untrusted




On-Chip, Trusted




Off-Chip, Untrusted




On-Chip, Trusted




Off-Chip, Untrusted




On-Chip, Trusted





Off-Chip, Untrusted





Outline





















Crash Consistency



Strict Persistence
Metadata Cache

$H(c',d)$

Write C \rightarrow C'



Untrusted, Non-Volatile Memory

root

$H(a,b)$


$H(a)$


$H(b)$


$H(c')$

$H(c',d)$

$H(d)$













Performance Benefit




Leaf Persistence
Metadata Cache





Outline






Samuel Thomas

BROWN



Kidus Workneh, Joseph
Izraelevitz, Tamara Lehman

University of Colorado
Boulder



Jac McCarty



R. Iris Bahar



QR code to the
paper!






Samuel Thomas

BROWN



Kidus Workneh, Joseph
Izraelevitz, Tamara Lehman



Jac McCarty




R. Iris Bahar

Performance

Hardware
Complexity

Recovery



QR code to the
paper!



Samuel Thomas
BROWN




Kidus Workneh, Joseph
Izraelevitz, Tamara Lehman
University of Colorado
Boulder




Jac McCarty




R. Iris Bahar




QR code to the
paper!





A Midsummer Night's Tree







A Midsummer Night's Tree







A Midsummer Night's Tree







A Midsummer Night's Tree







A Midsummer Night's Tree












Biased Physical Page Allocation




```
struct free_area {
```




Biased Physical Page Allocation




```
struct free_area {
```





Biased Physical Page Allocation



struct free_area {









Hardware Overhead

	Volatile Overhead	Non-Volatile Overhead
<u>AMNT</u>	96 bytes	64 bytes
Anubis, ISCA19	37 kB	64 bytes
BMF, MICRO21	768 bytes	4 kB


Performance Overhead




Performance Overhead



Performance Overhead




Performance Overhead



Recovery


<https://www.intel.com/content/www/us/en/products/docs/memory-storage/optane-persistent-memory/optane-persistent-memory-200-series-brief.html>



Intel® Optane™ Persistent Memory 200 Series Enables Fast Tiered Memory, Delivering 32 Percent More Bandwidth on Average¹ with up to 6 TB Total Memory per Socket².








SKU ⁺	128 GB	256 GB	512 GB
USER CAPACITY [†]	126.7 GB	253.7 GB	507.7 GB
BANDWIDTH 67% READ; 33% WRITE 15W 64B	1.06 GB/s	1.41 GB/s	1.15 GB/s
128GB	38.3M	76.7M	153.4M
64B words to fetch			
time to recover (leaf)	1.89 sec	2.84 sec	6.9 sec
time to recover (AMNT)	0.03 sec	0.04 sec	0.11 sec
...
512GB			
...
128TB	39.3B		
30 min			
32 sec			



Outline












Access memory
devices via I/O

PCIe (+/- 90ns)



```
~ sudo numactl --hardware
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11
node 0 size: 24124 MB
node 0 free: 23546 MB
node 1 cpus:
node 1 size: 8038 MB
node 1 free: 7999 MB
```

zNUMA

node distances:		
node	0	1
0:	10	20
1:	20	10



Li, et al. Pond: CXL-based memory pooling systems for cloud platforms




Access memory
devices via I/O

PCIe (+/- 90ns)

```
→ ~ sudo numactl --hardware
node 0 cpus: 0 1 2 3 4 5 6 7 8 9 10 11
node 0 size: 24124 MB
node 0 free: 23546 MB
node 1 cpus:
node 1 size: 8038 MB
node 1 free: 7999 MB
```

zNUMA

```
node distances:
node   0   1
 0: 10  20
 1: 20  10
```




Scalable capacity

Increased potential bandwidth


No good programming model (yet)!

✓ Scalable Capacity


- Cheaper than buying new devices
- Doesn't require inter-device coordination
- Extra hardware for computer architects to mess around with :-)



✓ Increased Potential Bandwidth



No good programming model (yet)!






Samuel Thomas

BROWN



Kidus Workneh, Joseph
Izraelevitz, Tamara Lehman



Jac McCarty



R. Iris Bahar

Applications
influence
architecture!



For further questions contact me
at samuel_thomas@brown.edu!

