

expr ::= "(" expr ")"
 number
 expr op expr
 unaryop expr

backtracking \sim exponential time

$$N \text{ bits} \quad 2^N$$

Symbol table

Next

lexer → tokens → lex
flex

parse → pars


lex

flex


grammar $\xrightarrow{\text{Yacc}}$ bison $\xrightarrow{\text{}} \text{parse}$



Java ... Ant & JLR


LL(1)
LALR(1)



optimization







$x = [1, 2, 3]$ $y = [1, 2, 3]$

INT * x ; INT * y

INT * x ;

for
 : x[i] y[i]
 :
 x + i y + i

$f(x, y)$

{
 x = A
 y = B
 }
 i = C
 {
 * = D
 } else
 * == y

ALIAS
ANALYSIS

POINTER
ANALYSIS

$x_1 = \{A, Z\}$
 $x_2 = \{A, Y\}$

$x: \{A\}$
 $y: \{B\}$

register allocation
= graph coloring
NP complete

strength reduction

$$X = \text{pow}(3, 2)$$
$$X = 3 \times 3$$
$$X = 9$$

Constant propagation

$$Y = 12$$
$$X = 2 + 12$$
$$Z = X * 2$$
$$\vdots$$

Inlining — exposes optimization opportunities

```
int add(int x, int y) {  
    return x + y;  
}
```

reduces fan call overhead

foo()
int a = 12;
int b = 13;
add(a, b);

closed-world
whole-program

$$z + c = (a \alpha + b) \cdot 2^k$$

$$= a + b \cdot 2^k$$

Analysis
modular
analyser


FORTRAN - OPTIMIZING COMPILED CODE

LISP - INTERPRETERS

```
switch (-) {
    case ADDONE:
        var(p) = var(p) + 1
        break;
    :
}
```

JIT compiler
just in time


rental: \$10
ski purchase: \$100




ski rental problem

rent until you spend \$100
then you buy


We rent - cash: Spend \$200
could have spent \$100



EVAR




(+ x 1)



LISP machines 70s - 80s

TI Explorer



D8 machines
Computer
Neural net



Moor's Law
gates in area
doubles
 \sim 18 mos

Dennard scaling
 \uparrow density \Rightarrow \uparrow clock speed

Prokofitz's Law
compiler opts.
double perf
every 18 YEARS

Self
Chambers Unjar
Hölde
Jeff Dean

GC

Mark-sweep



reachability


explicit mem mgmt
malloc/new
free/delete \Leftarrow object "dead"
liveness

reachability \approx
Oracle

PROGRAM










GC: STOP THE WORLD

pause time
GC latency



| |



UNCOOPERATIVE GC


Hans Boehm



Precise GC

Duck Test

Conservative GC



3.99×10^{15}





MATT-SWEEP - COMPACT


reclaiming
"scanning"
MS
MSC
generational GC



~~new~~ ~~update~~

reference counting

$x = \text{new } \text{Fox}$



x

$y = x$

$z = x$

$z = \text{null}$

$y = \text{null}$

$x = \text{null}$

$\text{ptrupdate}(x, \text{null})$

if $*x = \text{null}$ do nothing


use $\text{ref}(*x) --$

$\text{ref}(a) ++$

if $(\text{ref}(*x) == 0)$

delete x

C++
smart
pointer




X = null



cycle collection
≈ GC




LC → Objective-C
Swift




Boehm collector

conservative GC
cannot distinguish ptrs. from values

precise GC
- can identify ptrs.





managed languages

garbage collection



type safety -

bounds checking

errors - uninitialized reads




X, Y, Z, &



BiBOP

64s 64s
of
pages

metadata







Morris
worm

DDoS
malware




erase list

$b_{sm} \leq \alpha \leq end$






normal memory passing






"all problems in CS
are solvable
by adding
one level of indirection"



Meredith Roseblum
Carl Waldspurger





ASIC
gpus
solvers

solutions

And move

copy

memory
hierarchy

static

SRAM


level 0

cache

small

fast

close to chip






Dynamic
cache
line
 $32B \rightarrow 128B \rightarrow 256B$


inclusive — copy
in
intel all levels
exclusive — copy in
one level
AMD

"CPU" execution

Cache coherence protocol




MESI




scalability wrt N
 \Rightarrow execution time


$\sim \text{polylog}(N)$




Andahl's Law




automatic parallelization



Multithreading



Multi processing



message passing

```
for (100,000) {  
    x[i] <- x[i] * 2;  
}
```

```
}
```

```
for (1...25K  
     x[i] <- x[i] * 2  
     x[i-1] * k)
```

lock - join
parallelism

25K to 50K

50K to 75K

75K to 100K

...

...

...

loop - carried
dependencies

```
(x[1] <- x[0] * 2  
...  
x[2] <- x[1] * 2)
```

transform of
eliminate
(loop
carried
dependencies)

$x[i]$

polyhedral analysis

$$x[1] \leftarrow x[0]^2 x^n$$
$$x[2] \leftarrow x[0]^3 x^n$$
$$x[i] \leftarrow x[0]^i x^n$$

$x[y[i]]$

DSL

constrained computation
 \rightsquigarrow east(v) to
flame

manual parallelization

dynamically allocated object
recursion
side effect
complex expr.

libraries

mult(x, y)

manually track

BLAS

Basic linear alg subroutines

FFTW

program synthesis

ATLAS

ret.
size

$$A = \underbrace{(3 \times C)}_{\text{threads}} + \underbrace{(P \times E)}_{\text{processes}}$$

+ correctness nondeterministic

threads
processes


performance races

$E(f_1, g_1) \quad g_2 \quad \{$

$x=1; \quad x=2$

$\text{printf}("%d", x)$

$\}$



$f_1 \quad g_1 \quad g_2 \quad g_3 \quad g_4 \quad f_2 \quad f_3 \quad f_4$



$\sim T^4$ "1"

Synchronization
Contention (cache line level)
memory level


SEQUENTIAL
PCP

Thread $t_1 = \text{new Thread}(f, \text{arg})$;
Thread $t_2 = \dots \text{ " } (f, \text{arg}^2)$;

$t_1.\text{wait}()$
 $t_2.\text{wait}()$

$T \ll P$
 $T \gg P$
 $T \stackrel{?}{=} P$


~ insufficient # of threads




~ too many threads
start
end
amortize cost
too fine-grained
granularity



Coarse-grained
 $T \approx P$





T_1 time with 1 processor (serial)

T_p time with p "goal": $T_p \approx T_1/p$

T_∞ "critical path"

$$T_p \approx \frac{T_1}{p} + O(T_\infty)$$

$$\frac{T_p}{T_1}$$

$$\frac{p}{p-1} \cdot \frac{1}{q}$$

$$O_2: \frac{q}{2} + 1 \sim 2$$

1

$$q = \frac{2}{\pi} \alpha^2 + \dots \sim 3$$


.325




5






10

⋮

⋮







Cache misses

7 core
5 core
3 core

Cache
dataflow
interference

CAPACITY

COMPULSORY

(first access)

CONFLICT MISS

< perfect associativity
(full)

5 MB

4 MB

CONTINUOUS
miss

time L3 4 MB

12:00

12:30

12:15


(9)

LRU

MTF
move to front

0000
0001
0010
0011
⋮

saturating
counter





sets 8

4


set - association

WAM






pathological
worst-case







interlude

software architecture







time-slicing
virtual memory ~ 1968
Dennis









$CORE_1$ $CORE_2$






better responsiveness - smaller latency
quantum - small







$$\Pr[A \text{ wins lottery}] = .5$$




$$\lambda_i \in S \quad \text{corr}(\lambda_i, \lambda_j) = 0$$

$$\lambda_0, \dots, \lambda_{n-1} \rightarrow \lambda_n$$






QoS guarantees
quality of service



$$\Pr \left[\begin{array}{l} 100\% \text{ wire} \\ \text{every } 1000 \text{ ms} \end{array} \right] \geq ?$$




memory leak

Bleak

replacement mem allocator for Rust
(in Rust)

"safe" language



X bounds checking

mem might "safe"
no dangling pointer errors

RUST → no GC

explicit
 malloc
 fast, clear
 out of
 control

OWNERSHIP
 TYPES

GC
 safe
 "fast"
 mem leak

smart pointers
 C++
 "met" **Unsafe**
 traits

malloc
 free
 set size

directly
 as replacements


my malloc
 my free
 my sorted


 memory

p¹ p² p³ p⁴ ...
 pointer

**THREAD
SAFE**


free(p¹)




16
 32
 64
 ;
 32

power of
 two size
 classes

i
 2ⁱ⁺¹ ... 2ⁱ⁺¹
 2ⁱ⁺²






all objects
must
be
“aligned”

SEGREGATED
FITS
(BEST-FIRST)
ALLOCATOR

free 0 8
6 byte 0



Paul
Wilson
92/94

“Coalescing”

sweeps
of
uniprocessor GL
mem allocator adjacent small freed objects →
One big freed object



Memory

power-of-two size classes

~~United States~~

arrays (stacks)

64

6.18 systems

A hand-drawn diagram in blue ink on a white background. It depicts a vertical column of four horizontal lines, each representing a memory page. A curved arrow originates from the bottom of this column and curves upwards and to the right. The word "SWAP" is written in blue ink along the curve of this arrow.

OS —

hey I ~~accidentally~~

Memos mapped

Madurile (DONT NEED)

“ mmap ”

Readable
unreadable
anonymous
PRIVATE

MAP - NO RESERVE


~~aligned~~

2GB

16
1
12 14 16

$$\begin{array}{r} 32 \\ \times 1 \\ \hline \end{array}$$

4096
6512



malloc: if stk ! empty
 pop stk & ret ptr
 else bump memos 0 to
 & return

free: push ptr onto stack
 inUse
 maxAllocated


“CHeap”

zero on-demand page

RISC
 RAID
 reduced-instruction
 set computing

Dave Patterson
 Hennessy

every
 new
 instruction
 for life




CISC

conventional instruction set computing

~~gap for compiler writer~~

RISC-I

Krste Asanovic



2000s

Intel Xeon

foss

foss

f0x86 ...


I\$

ROP

SSE
SSE2
SSE3
Crypto
MMX
TSX



ARM

power
energy
consumption
same size



pipeline






1..

speculative state

~~yes!~~
No



fetch
decode

executes

- JMP
BNE

PC = ...

cond flag, PC = ...

LATENCY of mem (\$4)

① Speculation

prediction

= failed prediction

discard speculative state
"roll back"

② "SMT" / hyperthreading

use
concurrency
to hide
latency




"Thread 1" "Thread 2"
↓ ↓
miss miss

Susan Basu (UW)
Dean Tullsen

across thread || imm


③ "intra-thread parallelism"

ILP
instruction-level




$2 \leftarrow [addr_2]$
 $3 \leftarrow [addr_3]$
 $4 \leftarrow [addr_4]$
 $c \leftarrow a + b$
 $d \leftarrow c + d$
 $z \leftarrow a + b$
 $y \leftarrow c + d$
 $a \leftarrow y + z$

data dependence




Guri Sohi Wisconsin



$$e \leftarrow a * b + c * d$$

"IA-32" 80286
386 Pentium

available
IFP



OOO \\
 out of order

alias analysis

foo(int * a, int * b)
~~x_a = 12 + x~~
~~x_b = 12 + ~~x_y~~ y~~

Pure LISP

(cons

(car head

(cdr tail)


(let

(~~set~~

((a (12))

(b (~~#~~ B9)))

(+ a b))



(:) ITanium

STATIC

VS

DYNAMIC

prefetcher

AMD-64

— Q

Java object → monitor
synchronized word - . . .


recursive
locks

condition
variables/
monitors

synchronize (this) {


obj.wait()

obj.notify()
notifyAll



WAIT WAIT WAIT WAIT

Q NOTIFY NOTIFYALL
thundering herd



progress property

something good
eventually happens

safety property

nothing bad
ever happens

non-determinism not necessarily the enemy


marked

— mutual exclusion

no races

double



non-det result
based on time.




atomic


all or nothing

atoms



no happens before relationship \equiv race





Randomized exponential backoff

TRUE
interval * = 2

MCS lock

Security aside

~~if (j > -)~~

dead-store elimination

$x = \text{ack}(300, 199)$

[] live ranges

pointers

liveness analysis

for performance

Xi Wang
UWash
(MIT)

Scrubbing


~~memset(0, 0, sz);~~

buf[0] w
buf[1] w
⋮
⋮

asm

~~buf[0] r
buf[1] r
⋮
⋮~~

volatile



atomicity of ~~one~~ words

double $x;$

$x = 1$

$x = 1000$

atomic ~~double~~ $x;$

$x = 1;$

LOCK MOV ...



LOCK INC

LOCK TSR

LOCK CMPLXCHG8B

"atomic instructions"





Edsger Dijkstra


mutexes
semaphores

lock test-and-set] atomic


"deadly embrace"
deadlock

if $\text{locked} == 0$
 Unlocked
 Locked = 1




binary
semaphores
prologuer
Probierende Verkäufer
Vertauschen




deadlock



A B C D E



race free



"The
specification
problem"

spec? what from?
spec what
are they good for?

spec
impl'

total
correctness

partial correctness
e.g. impl. doesn't check ~~assertions~~
assertions present postcond.

/ Ed Clarke } modal
Allen Emerson } checking

Concurrency issues

deadlock


overly coarse locks

⇒ serial execution

atomicity errors

races data races


unordered sync (locks)





$x = \dots$
 $y = \dots$




MOU $r_2 \rightarrow \text{addr}$
MOU $\text{addr}_2 \rightarrow r_2$







✓
 LRU
 arrays
 structs
 classes
 spatial locality
 (speculation, banking)



- amortizes
- execution time overhead (fetching)
- spec consumption












$$\frac{t_1}{x=1}$$


$$\frac{t_2}{x=2} y=1$$




Threads -
isolation
determinism
commit
order



single threaded code










Map Reduce
SQL



limited expressiveness
"easy"
→ more effective
(if ran)

" " Fault tolerance









Userland




... - .






NOT a scientific paper ~ essay


"PL" - diamond-like jewels big complex system



C $x++ \Rightarrow$ transliterated
 $\text{++ } x \rightarrow$ PDP/II instruction set
~1972 "portable assembly"

FORTRAN
~1957
1972







Communication channels \Rightarrow print, send network,
~~display it.~~

~~covert~~
overt

Covert channels — implicit communication

timing channel






→ exposing row tree

→ introduces random noise



batching / make take
same amount
of tree




Information flow

... 17

... 1 -



integrity



int secret x; password;

"tainted"

per.

~~int s = x;~~
~~int q = s + 12;~~
~~print q;~~

never print it
 is secret

over covert

taint mode

~~s = readsocket();~~

~~system(s);~~

→ system


tainted input



→ output

- faint propagated by
 - copying
 - assignment

conservative
 guarantees either privacy or integrity




$x = \text{secret}$

$y = \dots x$

faint explosion

$z = \dots y$


⋮
⋮



→ "DROP TABLES"

~~ABCDEF~~ ~~GHIJKL~~

dual
of
sanitizers - declassification
declassifier

dedassing ($\frac{\text{Taint}}{\text{Taint Path}}$) \Rightarrow ()
redaction

domain-specific

Jif

Andrew Myers

JavaTaintFlow

fair mode in Perl

- dynamic IF analysis

JIF - static IF analysis

QIF quantitative info.

flow

McClamant & Erast ~2000s
- 30s (info flow)

let $a[n]$; / bit
Shannon
if $(x[i] == \text{secret}[i]) \{$
 if i

control dependency
↳ taint

} else {
 $a[i] = 0$

impl(2)T
information
flow

print a

copying &
assignment


~~data~~
dependency

timing
channels

```
if ( ) {  
    } else {  
    }
```

timing
attack on
RSA

extract private key
by observing
timing
of branches



Fort Knox vs. Window locker approach
perfect good enough

"raise the bar"

buffer overflows




threat model
Who the attacker is
What power they have

~~rubber hose crypto~~
~~physical access~~ 
~~social engineering~~
~~phish~~
~~insider attack~~
~~disgruntled employee~~


Meltdown
Spectre

FLUSH & RELOAD
EVICT & RELOAD




~~\$ 13~~
CLFLUSH

Speculative execution — caching




KSLR
kernel space layout randomization

KASLR
userland kernel space




y $x[k] \times 256$
userland kernel space

Spectre



impressions vs. clicks



$$E[\text{payoff}] = \sum p(\text{payoff}) \times \text{payoff amt}$$

Exploration vs.
exploitation

Cloud services

("outourcing") pay as you go model
avoids capital expenditure

eliminates config/admin overhead
eliminates hosting A/C
physical space
electricity

elasticity

redundancy/fault tolerance) replication

Security



economy of scale


cheap electricity
hw
real estate

co-location



→ commoditization

Google TPU TensorFlow
MS InfiniBand FPGAs






Xen
VMware



FLUSH & RELOAD




$\times [x \text{ ind}]$

[access, kernel memory] KAISER
; de snif \rightarrow speculated

MySQL $\rightsquigarrow \sim 15\%$


Meltdown]
Spectre] Fundamental threat
↳ business model






Spectre
speculative execution

branch predictor

work fn



IBRS?



$$P(\text{failure and } \text{data loss}) = \frac{1}{100}$$

trinodular
Redundancy
(3 copy)

$$P_{\text{failure}} = 1 - \left(1 - \frac{1}{10^{20}}\right)^3$$

