# **ESP32-S3**

# **Datasheet**

2.4 GHz Wi-Fi + Bluetooth LE SoCSupporting IEEE 802.11 b/g/n and Bluetooth 5

## **Including:**

ESP32-S3

ESP32-S3FN8

ESP32-S3FN8R2

ESP32-S3R2

ESP32-S3R8

ESP32-S3R8V



### **Product Overview**

ESP32-S3 is a low-power MCU-based SoC that supports 2.4 GHz Wi-Fi and Bluetooth® Low Energy (Bluetooth LE). It has:

- A complete Wi-Fi subsystem that complies with IEEE 802.11b/g/n protocol and supports
   Station, SoftAP, and SoftAP + Station modes
- A Bluetooth LE subsystem that supports features of Bluetooth 5 and Bluetooth mesh
- Xtensa® 32-bit LX7 dual-core processor with a five-stage pipeline that operates at up to 240 MHz
  - A 128-bit data bus and dedicated SIMD commands to provide high computing performance
  - Efficient L1 cache to improve execution of external memory
- Highly-integrated RF module that provides industry-leading power and RF performance
- State-of-the-art power management designed for a wide range of applications with its multiple low-power modes. The ULP coprocessor can

- operate in ultra-low-power mode.
- Powerful storage capacities ensured by 512 KB SRAM and 384 KB ROM on the chip, and SPI, Dual SPI, Quad SPI, Octal SPI, QPI, and OPI interfaces that allow connection to flash and external RAM
- · Reliable security features ensured by
  - Cryptographic hardware accelerators that support AES-128/256, Hash, RSA, HMAC, digital signature, and secure boot
  - Random number generator
  - Permission control on accessing internal and external memory
  - External memory encryption and decryption
- Rich set of peripheral interfaces and GPIOs, ideal for various scenarios and complex applications

## **Block Diagram**




Figure 1: Block Diagram of ESP32-S3

#### **Features**

#### Wi-Fi

- IEEE 802.11 b/g/n-compliant
- Supports 20 MHz, 40 MHz bandwidth in 2.4 GHz band
- 1T1R mode with data rate up to 150 Mbps
- Wi-Fi Multimedia (WMM)
- TX/RX A-MPDU, RX A-MSDU
- Immediate Block ACK
- Fragmentation and defragmentation

#### Bluetooth

- Bluetooth LE: Bluetooth 5, Bluetooth mesh
- 2 Mbps PHY
- Long range mode

#### **CPU** and Memory

- Xtensa<sup>®</sup> dual-core 32-bit LX7 microprocessor, up to 240 MHz
- 128-bit data bus and SIMD commands
- 384 KB ROM

#### **Advanced Peripheral Interfaces**

- 45 × programmable GPIOs
- $2 \times 12$ -bit SAR ADCs, up to 20 channels
- 1 × temperature sensor
- 14 × touch sensing IOs
- 4 × SPI
- 1 x LCD interface (8-bit ~16-bit parallel RGB, 18080 and MOTO6800), supporting conversion between RGB565, YUV422, YUV420 and YUV411
- 1 × DVP 8-bit ~16-bit camera interface
- 3 × UART
- 2 × I2C

- Automatic Beacon monitoring (hardware TSF)
- 4 × virtual Wi-Fi interfaces
- Simultaneous support for Infrastructure BSS in Station, SoftAP, or Station + SoftAP modes Note that when ESP32-S3 scans in Station mode, the SoftAP channel will change along with the Station channel
- Antenna diversity
- 802.11mc FTM
- Advertising extensions
- Multiple advertisement sets
- Channel selection algorithm #2
- 512 KB SRAM
- 16 KB SRAM in RTC
- SPI, Dual SPI, Quad SPI, Octal SPI, QPI and OPI interfaces that allow connection to multiple flash and external RAM
- 2 × I2S
- 4 × RMT (TX/RX)
- 1 × pulse counter
- LED PWM controller, up to 8 channels
- 1 × full-speed USB OTG
- 1 × USB Serial/JTAG controller
- 2 × SDIO host interfaces
- 2 × MCPWM
- DMA controller, with 5 transmit channels and 5 receive channels
- 1 x TWAI<sup>®</sup> controller (compatible with ISO 11898-1)

#### Low Power Management

- Power Management Unit with five power modes
- Ultra-Low-Power (ULP) coprocessors:

- ULP-RISC-V coprocessor
- ULP-FSM coprocessor

#### Security

- Secure boot
- Flash encryption
- 4096-bit OTP, up to 1652 bits for users
- Cryptographic hardware acceleration:
  - AES-128/256 (FIPS PUB 197)

- Hash (FIPS PUB 180-4)
- RSA
- Random Number Generator (RNG)
- HMAC
- Digital signature

## **Applications (A Non-exhaustive List)**

With low power consumption, ESP32-S3 is an ideal choice for IoT devices in the following areas:

- Smart Home
  - Light control
  - Smart button
  - Smart plug
- Industrial Automation
  - Industrial robot
  - Mesh network
  - Human machine interface (HMI)
- Health Care
  - Health monitor
  - Baby monitor
- Consumer Electronics
  - Smart watch and bracelet
  - Over-the-top (OTT) devices
  - Wi-Fi and bluetooth speaker
  - Logger toys and proximity sensing toys
- Smart Agriculture
  - Smart greenhouse
  - Smart irrigation

- Agriculture robot
- Retail and Catering
  - POS machines
  - Service robot
- Audio Device
  - Internet music players
  - Live streaming devices
  - Internet radio players
- Generic Low-power IoT Sensor Hubs
- Generic Low-power IoT Data Loggers
- Cameras for Video Streaming
- USB Devices
- Speech Recognition
- Image Recognition
- SDIO Dual-Mode Network
- Touch Sensing
  - Waterproof design
  - Distance sensing applications
  - Linear slider, wheel slider designs

## **Contents**

Bloo	roduct Overview ck Diagram itures blications	2 2 3 4
<b>1</b> 1.1 1.2	Family Member Comparison Family Nomenclature Comparison	9 9
<b>2</b> 2.1	Pin Definition Pin Layout	10 10
2.2	Pin Description	11
2.3	Power Scheme	15
2.4	Strapping Pins	16
3	Functional Description	18
3.1	CPU and Memory	18
	3.1.1 CPU	18
	3.1.2 Internal Memory	18
	3.1.3 External Flash and RAM	18
	3.1.4 Address Mapping Structure	19
	3.1.5 Cache	19
3.2	System Clocks	20
	3.2.1 CPU Clock	20
	3.2.2 RTC Clock	20
3.3	Analog Peripherals	20
	3.3.1 Analog-to-Digital Converter (ADC)	20
	3.3.2 Temperature Sensor	20
	3.3.3 Touch Sensor	21
3.4	•	21
	3.4.1 General Purpose Input / Output Interface (GPIO)	21
	3.4.2 Serial Peripheral Interface (SPI)	21
	3.4.3 LCD Interface	23
	3.4.4 Camera Interface	23
	3.4.5 Universal Asynchronous Receiver Transmitter (UART)	23
	3.4.6 I2C Interface	23
	3.4.7 I2S Interface	23
	3.4.8 Remote Control Peripheral	23
	3.4.9 Pulse Counter	23
	3.4.10 LED PWM Controller	24
	3.4.11 USB 1.1 OTG	24
	3.4.12 USB Serial/JTAG Controller	24
	3.4.13 Motor Control PWM (MCPWM)	24

3.4.14 SD/MMC Host Controller	24
3.4.15 DMA Controller	25
3.4.16 TWAI® Controller	25
3.5 Radio and Wi-Fi	25
3.5.1 2.4 GHz Receiver	25
3.5.2 2.4 GHz Transmitter	25
3.5.3 Clock Generator	26
3.5.4 Wi-Fi Radio and Baseband	26
3.5.5 Wi-Fi MAC	26
3.5.6 Networking Features	27
3.6 Bluetooth LE	27
3.6.1 Bluetooth LE Radio and PHY	27
3.6.2 Bluetooth LE Link Layer Controller	27
3.7 RTC and Low-Power Management	28
3.7.1 Power Management Unit (PMU)	28
3.7.2 Ultra-Low-Power Coprocessor	28
3.8 Timers and Watchdogs	29
3.8.1 General Purpose Timers	29
3.8.2 System Timer	29
3.8.3 Watchdog Timers	29
3.9 Cryptographic Hardware Accelerators	30
3.10 Physical Security Features	30
3.11 Peripheral Pin Configurations	30
Revision History	35
Solutions, Documentation, and Legal Inform	ation 36

## **List of Tables**

1	ESP32-S3 Family Member Comparison	9
2	Pin Description	11
3	Connection Between Chip Pins and Ports of Embedded Flash/PSRAM	14
4	Strapping Pins	16
5	Peripheral Pin Configurations	30

# **List of Figures**

1	Block Diagram of ESP32-S3	2
2	ESP32-S3 Family Nomenclature	9
3	ESP32-S3 Pin Layout (Top View)	10
4	ESP32-S3 Power Scheme	15
5	Address Mapping Structure	19

## 1. Family Member Comparison

## 1.1 Family Nomenclature




Figure 2: ESP32-S3 Family Nomenclature

## 1.2 Comparison

Table 1: ESP32-S3 Family Member Comparison

Ordering Code	Embedded flash	Embedded PSRAM	Ambient Temperature (°C)	SPI Voltage
ESP32-S3	_	_	<b>−</b> 40 ~ 105	3.3 V/1.8 V
ESP32-S3FN8	8 MB (Quad SPI)	_	<b>−</b> 40 ~ 85	3.3 V
ESP32-S3FN8R2	8 MB (Quad SPI)	2 MB (Quad SPI)	<b>−</b> 40 ~ 85	3.3 V
ESP32-S3R2	_	2 MB (Quad SPI)	<b>−</b> 40 ~ 85	3.3 V
ESP32-S3R8	_	8 MB (Octal SPI)	<b>−</b> 40 ~ 85	3.3 V
ESP32-S3R8V	_	8 MB (Octal SPI)	<b>−</b> 40 ~ 85	1.8 V

Octal SPI occupies five more GPIOs (GPIO33  $\sim$  GPIO37) than Quad SPI.

## 2. Pin Definition

## 2.1 Pin Layout




Figure 3: ESP32-S3 Pin Layout (Top View)

## 2.2 Pin Description

Table 2: Pin Description

2. Pin Definition

Name	No.	Туре	Power domain	Function						
LNA_IN	1	I/O	_	RF input and ou	utput					
VDD3P3	2	$P_A$	_	Analog power s	supply					
VDD3P3	3	$P_A$	_	Analog power s	supply					
				High: on, enabl	es the chip	•				
CHIP_PU	4	I	VDD3P3_RTC	Low: off, the ch	nip powers o	off.				
				Note: Do not le	ave the CH	IP_PU pin floa	iting.			
GPIO0	5	I/O/T	VDD3P3_RTC	RTC_GPIO0,	GPIO0					
GPIO1	6	I/O/T	VDD3P3_RTC	RTC_GPIO1,	GPIO1,	TOUCH1,	ADC1_CH0			
GPIO2	7	I/O/T	VDD3P3_RTC	RTC_GPIO2,	GPIO2,	TOUCH2,	ADC1_CH1			
GPIO3	8	I/O/T	VDD3P3_RTC	RTC_GPIO3,	GPIO3,	TOUCH3,	ADC1_CH2			
GPIO4	9	I/O/T	VDD3P3_RTC	RTC_GPIO4,	GPIO4,	TOUCH4,	ADC1_CH3			
GPIO5	10	I/O/T	VDD3P3_RTC	RTC_GPIO5,	GPIO5,	TOUCH5,	ADC1_CH4			
GPIO6	11	I/O/T	VDD3P3_RTC	RTC_GPIO6,	GPIO6,	TOUCH6,	ADC1_CH5			
GPIO7	12	I/O/T	VDD3P3_RTC	RTC_GPIO7,	GPIO7,	TOUCH7,	ADC1_CH6			
GPIO8	13	I/O/T	VDD3P3_RTC	RTC_GPIO8,	GPIO8,	TOUCH8,	ADC1_CH7,	SUBSPICS1		
GPIO9	14	I/O/T	VDD3P3_RTC	RTC_GPIO9,	GPIO9,	TOUCH9,	ADC1_CH8,	SUBSPIHD,	FSPIHD	
GPIO10	15	I/O/T	VDD3P3_RTC	RTC_GPIO10,	GPIO10,	TOUCH10,	ADC1_CH9,	FSPIIO4,	SUBSPICS0,	FSPICS0
GPIO11	16	I/O/T	VDD3P3_RTC	RTC_GPIO11,	GPIO11,	TOUCH11,	ADC2_CH0,	FSPIIO5,	SUBSPID,	FSPID
GPIO12	17	I/O/T	VDD3P3_RTC	RTC_GPIO12,	GPIO12,	TOUCH12,	ADC2_CH1,	FSPIIO6,	SUBSPICLK,	FSPICLK
GPIO13	18	I/O/T	VDD3P3_RTC	RTC_GPIO13,	GPIO13,	TOUCH13,	ADC2_CH2,	FSPIIO7,	SUBSPIQ,	FSPIQ
GPIO14	19	I/O/T	VDD3P3_RTC	RTC_GPIO14,	GPIO14,	TOUCH14,	ADC2_CH3,	FSPIDQS,	SUBSPIWP,	FSPIWP
VDD3P3_RTC	20	$P_A$	_	Analog power s	supply					
XTAL_32K_P	21	I/O/T	VDD3P3_RTC	RTC_GPIO15,	GPIO15,	U0RTS,	ADC2_CH4,	XTAL_32K_P		
XTAL_32K_N	22	I/O/T	VDD3P3_RTC	RTC_GPIO16,	GPIO16,	U0CTS,	ADC2_CH5,	XTAL_32K_N		
GPIO17	23	I/O/T	VDD3P3_RTC	RTC_GPIO17,	GPIO17,	U1TXD,	ADC2_CH6			
GPIO18	24	I/O/T	VDD3P3_RTC	RTC_GPIO18,	GPIO18,	U1RXD,	ADC2_CH7,	CLK_OUT3		

Name	No.	Type	Power domain	Function					
GPIO19	25	I/O/T	VDD3P3_RTC	RTC_GPIO19,	GPI019,	U1RTS,	ADC2_CH8,	CLK_OUT2,	USB_D-
GPIO20	26	I/O/T	VDD3P3_RTC	RTC_GPIO20,	GPIO20,	U1CTS,	ADC2_CH9,	CLK_OUT1,	USB_D+
GPIO21	27	I/O/T	VDD3P3_RTC	RTC_GPIO21,	GPIO21				
SPICS1	28	I/O/T	VDD_SPI	SPICS1,	GPIO26				
VDD_SPI	29	$P_D$	_	Output power s	supply: 1.8	V or VDD3P3_	RTC		
SPIHD	30	I/O/T	VDD_SPI	SPIHD,	GPIO27				
SPIWP	31	I/O/T	VDD_SPI	SPIWP,	GPIO28				
SPICS0	32	I/O/T	VDD_SPI	SPICS0,	GPIO29				
SPICLK	33	I/O/T	VDD_SPI	SPICLK,	GPIO30				
SPIQ	34	I/O/T	VDD_SPI	SPIQ,	GPIO31				
SPID	35	I/O/T	VDD_SPI	SPID,	GPIO32				
SPICLK_N	36	I/O/T	VDD_SPI	SPICLK_N,	GPIO48,	SUBSPICLK	_N_DIFF		
SPICLK_P	37	I/O/T	VDD_SPI	SPICLK_P,	GPIO47,	SUBSPICLK	_P_DIFF		
GPIO33	38	I/O/T	VDD3P3_CPU / VDD_SPI	SPIIO4,	GPIO33,	FSPIHD,	SUBSPIHD		
GPIO34	39	I/O/T	VDD3P3_CPU / VDD_SPI	SPIIO5,	GPIO34,	FSPICS0,	SUBSPICS0		
GPIO35	40	I/O/T	VDD3P3_CPU / VDD_SPI	SPIIO6,	GPIO35,	FSPID,	SUBSPID		
GPIO36	41	I/O/T	VDD3P3_CPU / VDD_SPI	SPIIO7,	GPIO36,	FSPICLK,	SUBSPICLK		
GPIO37	42	I/O/T	VDD3P3_CPU / VDD_SPI	SPIDQS,	GPIO37,	FSPIQ,	SUBSPIQ		
GPIO38	43	I/O/T	VDD3P3_CPU	GPIO38,	FSPIWP,	SUBSPIWP			
MTCK	44	I/O/T	VDD3P3_CPU	MTCK,	GPIO39,	CLK_OUT3,	SUBSPICS1		
MTDO	45	I/O/T	VDD3P3_CPU	MTDO,	GPI040,	CLK_OUT2			
VDD3P3_CPU	46	$P_D$	_	Input power su	pply for CPl	J IO			
MTDI	47	I/O/T	VDD3P3_CPU	MTDI,	GPI041,	CLK_OUT1			
MTMS	48	I/O/T	VDD3P3_CPU	MTMS,	GPIO42				
U0TXD	49	I/O/T	VDD3P3_CPU	U0TXD,	GPIO43,	CLK_OUT1			
U0RXD	50	I/O/T	VDD3P3_CPU	U0RXD,	GPI044,	CLK_OUT2			
GPIO45	51	I/O/T	VDD3P3_CPU	GPIO45					
GPIO46	52	I/O/T	VDD3P3_CPU	GPIO46					
XTAL_P	53	_	_	External crystal	input				

2. Pin Definition

Name	No.	Туре	Power domain	Function
XTAL_N	54	_	_	External crystal output
VDDA	55	$P_A$	<del>-</del>	Analog power supply
VDDA	56	$P_A$	_	Analog power supply
GND	57	G	_	Ground

Pin Definition

<sup>&</sup>lt;sup>1</sup> P: power pin;  $P_A$ : analog power pin;  $P_D$ : digital power pin; I: input; O: output; T: high impedance.

<sup>&</sup>lt;sup>2</sup> Pin functions in bold font are the default pin functions.

<sup>&</sup>lt;sup>3</sup> Power supply for GPIO33, GPIO34, GPIO35, GPIO36 and GPIO37 is configurable to be either VDD3P3\_CPU (default) or VDD\_SPI.

<sup>&</sup>lt;sup>4</sup> The pin function in this table refers only to some fixed settings and do not cover all cases for signals that can be input and output through the GPIO matrix. For more information on the GPIO matrix, please refer to ESP32-S3 Technical Reference Manual.

<sup>&</sup>lt;sup>5</sup> The connection between chip pins and the ports of its embedded flash/PSRAM is shown in Table 3.

Table 3: Connection Between Chip Pins and Ports of Embedded Flash/PSRAM

ESP32-S3FN8 / ESP32-S3FN8R2	Embedded flash
SPICLK	CLK
SPICS0	CS#
SPID	DI
SPIQ	DO
SPIWP	WP#
SPIHD	HOLD#
ESP32-S3FN8R2 / ESP32-S3R2	Embedded PSRAM
SPICLK	CLK
SPICS1	CE#
SPID	SI/SIO0
SPIQ	SO/SIO1
SPIWP	SIO2
SPIHD	SIO3
ESP32-S3R8 / ESP32-S3R8V	Embedded PSRAM
SPICLK	CLK
SPICS1	CE#
SPID	DQ0
SPIQ	DQ1
SPIWP	DQ2
SPIHD	DQ3
GPIO33	DQ4
GPIO34	DQ5
GPIO35	DQ6
GPIO36	DQ7
GPIO37	DQS/DM

The chip pins above are not recommended for other uses. For the data port connection between ESP32-S3 and external flash please refer to Section 3.4.2.

#### 2.3 Power Scheme

ESP32-S3 has four input power pins:

- VDDA1
- VDDA2
- VDD3P3\_RTC
- VDD3P3\_CPU

And one input/output power pin:

• VDD\_SPI

VDDA1 and VDDA2 are the input power supply for the analog domain.

VDD\_SPI can be an input power supply or output power supply. It can be powered by Flash Voltage Regulator (nominal 1.8 V) or by VDD3P3\_RTC via  $R_{SPI}$  (nominal 3.3 V). As the embedded flash/PSRAM in ESP32-S3FN8, ESP32-S3FN8R2, ESP32-S3R2, and ESP32-S3R8 operates at 3.3 V, VDD\_SPI must be powered by VDD3P3\_RTC via  $R_{SPI}$ . Software can power off VDD\_SPI to minimize current leakage of flash in Deep-sleep mode.

VDD3P3\_RTC is the input power supply for Low Power Voltage Regulator that powers the RTC domain.

VDD3P3\_CPU and VDD3P3\_RTC power Digital System Voltage Regulator at the same time that further powers the Digital System domain.

VDD3P3\_RTC is the input power supply for RTC IO.

VDD3P3\_CPU is the input power supply for Digital IO.

VDD\_SPI is the input power supply for SPI IO.

Either VDD\_SPI or VDD3P3\_CPU can be selected as the input power supply for SPI/Digital IO.

The power scheme diagram is shown in Figure 4.




Figure 4: ESP32-S3 Power Scheme

## 2.4 Strapping Pins

ESP32-S3 has four strapping pins:

- GPIO0
- GPIO45
- GPIO46
- GPIO3

Software can read the values of corresponding bits from register "GPIO\_STRAPPING".

During the chip's system reset (power-on-reset, RTC watchdog reset, brownout reset, analog super watchdog reset, and crystal clock glitch detection reset), the latches of the strapping pins sample the voltage level as strapping bits of "0" or "1", and hold these bits until the chip is powered down or shut down.

GPIO0, GPIO45 and GPIO46 are connected to the chip's internal pull-up/pull-down during the chip reset. Consequently, if they are unconnected or the connected external circuit is high-impedance, the internal weak pull-up/pull-down will determine the default input level of these strapping pins.

GPIO3 is floating by default. When EFUSE\_STRAP\_JTAG\_SEL is set, the strapping value of GPIO3 determines the source of the JTAG signal inside the CPU. In this case, the strapping value is controlled by the external circuit that cannot be in a high impedance state.

- When GPIO3 strapping value is 0, the JTAG signal comes from the on-chip JTAG pin.
- When GPIO3 strapping value is 1, the JTAG signal comes from the USB Serial/JTAG controller.

When EFUSE\_STRAP\_JTAG\_SEL is 0, the JTAG signal comes from the USB Serial/JTAG controller.

To change the strapping bit values, users can apply the external pull-down/pull-up resistances, or use the host MCU's GPIOs to control the voltage level of these pins when powering on ESP32-S3.

After reset, the strapping pins work as normal-function pins.

Refer to Table 4 for a detailed configuration of the strapping pins.

**Table 4: Strapping Pins** 

	VDD_SPI Voltage <sup>1</sup>						
Pin	Default	3.3 V	1.8 V				
GPIO45	Pull-down	0	1				
		Booting Mode <sup>2</sup>					
Pin	Default	SPI Boot	Download Boot				
GPIO0	Pull-up	1	0				
GPIO46	Pull-down	Don't care	0				
	Enablin	g/Disabling ROM Code Print During	Booting <sup>3 4</sup>				
Pin	Default	Enabled	Disabled				
GPIO46	GPIO46 Pull-down See the fourth no		See the fourth note				
	JTAG Signal Selection						
Pin	Default	EFUSE_STRAP_JTAG_SEL=0	EFUSE_STRAP_JTAG_SEL=1				
			Strapping value:				
GPIO3	N/A	USB Serial/JTAG	0: PAD JTAG <sup>5</sup>				
			1: USB Serial/JTAG <sup>5</sup>				

#### Note:

- 1. The functionality of strapping pin GPIO45 to select VDD\_SPI voltage may be disabled by setting VDD\_SPI\_FORCE eFuse to 1. In such a case the voltage is selected with eFuse bit VDD\_SPI\_TIEH.
- 2. The strapping combination of GPIO46 = 1 and GPIO0 = 0 is invalid and will trigger unexpected behavior.
- 3. ROM code can be printed over U0TXD (by default) or GPI017, depending on the eFuse bit.
- 4. When eFuse UART\_PRINT\_CONTROL value is:
  - 0, print is normal during boot and not controlled by GPIO46.
  - 1 and GPIO46 is 0, print is normal during boot; but if GPIO46 is 1, print is disabled.
  - 2 and GPIO46 is 0, print is disabled; but if GPIO46 is 1, print is normal.
  - 3, print is disabled and not controlled by GPIO46.
- PAD JTAG: JTAG signal comes from on-chip JTAG pin;
   USB Serial/JTAG: JTAG signal comes from USB Serial/JTAG controller.

## 3. Functional Description

## 3.1 CPU and Memory

#### 3.1.1 CPU

ESP32-S3 has a low-power Xtensa® dual-core 32-bit LX7 microprocessor with the following features:

- five-stage pipeline that supports the clock frequency of up to 240 MHz
- 16-bit/24-bit instruction set providing high code-density
- · 32-bit customized instruction set and 128-bit data bus that provide high computing performance
- 32-bit multiplier and 32-bit divider
- unbuffered GPIO instructions
- 32 interrupts at six levels
- windowed ABI with 64 physical general registers
- trace function with TRAX compressor, up to 16 KB trace memory
- JTAG for debugging

#### 3.1.2 Internal Memory

ESP32-S3's internal memory includes:

- 384 KB ROM: for booting and core functions
- 512 KB on-chip SRAM: for data and instructions
- RTC FAST memory: 8 KB SRAM that supports read/write/instruction fetch by the main CPU (LX7 dual-core processor). It can retain data in Deep-sleep mode.
- RTC SLOW Memory: 8 KB SRAM that supports read/write/instruction fetch by the main CPU (LX7 dual-core processor) or coprocessors. It can retain data in Deep-sleep mode.
- 4 kbit eFuse: 1652 bits are reserved for user data, such as encryption key and device ID.
- Embedded flash and PSRAM: See details in Table 1 ESP32-S3 Family Member Comparison.

#### 3.1.3 External Flash and RAM

ESP32-S3 supports SPI, Dual SPI, Quad SPI, Octal SPI, QPI and OPI interfaces that allow connection to multiple external flash and RAM.

The external flash and RAM can be mapped into the CPU instruction memory space and read-only data memory space. The external RAM can also be mapped into the CPU data memory space. ESP32-S3 supports up to 1 GB of external flash and RAM, and hardware encryption/decryption based on XTS-AES to protect developers' programs and data in flash and external RAM.

Through high-speed caches, ESP32-S3 can support at a time up to:

- 32 MB of instruction memory space which can be mapped into flash and external RAM as individual blocks of 64 KB.
- 32 MB of data memory space which can be mapped into external RAM as individual blocks of 64 KB. 8-bit, 16-bit, 32-bit, and 128-bit reads and writes are supported. Such data memory space can also be read-only and mapped into flash, supporting 8-bit, 16-bit, 32-bit and 128-bit reads.

#### Note:

After ESP32-S3 is initialized, firmware can customize the mapping of external RAM or flash into the CPU address space.

### 3.1.4 Address Mapping Structure




Figure 5: Address Mapping Structure

#### Note:

The memory space with gray background is not available to users.

#### 3.1.5 Cache

ESP32-S3 has an instruction cache and a data cache shared by the two CPU cores. Each cache can be partitioned into multiple banks and have the following features:

- instruction cache: 16 KB (one bank) or 32 KB (two banks) data cache: 32 KB (one bank) or 64 KB (two banks)
- instruction cache: four-way or eight-way set associative

data cache: four-way set associative

- block size of 16 bytes or 32 bytes for both instruction cache and data cache
- pre-load function
- lock function
- critical word first and early restart

### 3.2 System Clocks

#### 3.2.1 CPU Clock

The CPU clock has three possible sources:

- external main crystal clock
- internal 20 MHz oscillator
- PLL clock

The application can select the clock source from the three clocks above. The selected clock source drives the CPU clock directly, or after division, depending on the application.

#### 3.2.2 RTC Clock

The RTC slow clock is used for RTC counter, RTC watchdog and low-power controller. It has three possible sources:

- external low-speed (32 kHz) crystal clock
- internal RC oscillator (typically about 90 kHz, and adjustable)
- internal 78.125 kHz clock (derived from the internal 20 MHz oscillator divided by 256)

The RTC fast clock is used for RTC peripherals and sensing controllers. It has two possible sources:

- external main crystal clock divided by 4
- internal 20 MHz oscillator divided by N (N is configurable)

## 3.3 Analog Peripherals

#### 3.3.1 Analog-to-Digital Converter (ADC)

ESP32-S3 integrates two 12-bit SAR ADCs and supports measurements on 20 channels (analog-enabled pins). For power-saving purpose, the ULP coprocessors in ESP32-S3 can also be used to measure voltage in sleep modes. By using threshold settings or other methods, we can awaken the CPU from sleep modes.

#### 3.3.2 Temperature Sensor

The temperature sensor generates a voltage that varies with temperature. The voltage is internally converted via an ADC into a digital value.

The temperature sensor has a range of –20 °C to 110 °C. It is designed primarily to sense the temperature changes inside the chip. The temperature value depends on factors such as microcontroller clock frequency or I/O load. Generally, the chip's internal temperature is higher than the ambient temperature.

#### 3.3.3 Touch Sensor

ESP32-S3 has 14 capacitive-sensing GPIOs, which detect variations induced by touching or approaching the GPIOs with a finger or other objects. The low-noise nature of the design and the high sensitivity of the circuit allow relatively small pads to be used. Arrays of pads can also be used, so that a larger area or more points can be detected. The touch sensing performance can be further enhanced by the waterproof design and digital filtering feature.

## 3.4 Digital Peripherals

#### 3.4.1 General Purpose Input / Output Interface (GPIO)

ESP32-S3 has 45 GPIO pins which can be assigned various functions by configuring corresponding registers. Besides digital signals, some GPIOs can be also used for analog functions, such as ADC, touch sensing, etc.

All GPIOs have selectable internal pull-up or pull-down, or can be set to high impedance. When these GPIOs are configured as an input, the input value can be read by software through the register. Input GPIOs can also be set to generate edge-triggered or level-triggered CPU interrupts. All digital IO pins are bi-directional, non-inverting, and tristate, including input and output buffers with tristate control. These pins can be multiplexed with other functions, such as UART, SPI, etc. For low-power operations, the GPIOs can be set to holding state.

The IO MUX and the GPIO matrix are used to route signals from peripherals to GPIO pads. Together they provide highly configurable I/O. Using GPIO Matrix, peripheral input signals can be configured from any IO pads while peripheral output signals can be configured to any IO pad. For more information about IO MUX and GPIO matrix, please refer to ESP32-S3 Technical Reference Manual.

#### 3.4.2 Serial Peripheral Interface (SPI)

ESP32-S3 features four SPI interfaces (SPI0, SPI1, SPI2 and SPI3). SPI0 and SPI1 can only be configured to operate in SPI memory mode; SPI2 can be configured to operate in SPI memory and general-purpose SPI modes; SPI3 can only be configured to operate in general-purpose SPI mode.

#### · SPI Memory mode

In SPI memory mode, SPI0, SPI1 and SPI2 interface with external SPI memory. Data transmission is in multiples of bytes. Up to 8-line SDR/DDR (Single Data Rate/Double Data Rate) reads and writes are supported. The clock frequency is configurable to a maximum of 120 MHz.

#### • SPI2 General-purpose SPI (GP-SPI) mode

When SPI2 acts as a general-purpose SPI, it can operate in master and slave modes. The master mode supports two-line full-duplex communication and single-/two-/four-/eight-line half-duplex communication. The slave mode supports two-line full-duplex communication and single-/two-/four-line half-duplex communication. The host's clock frequency is configurable. Data transmission is in multiples of bytes. The clock polarity (CPOL) and phase (CPHA) are also configurable. The SPI2 interface supports DMA.

- In two-line full-duplex communication mode, the host's clock frequency is configurable to 80 MHz at most, and the slave's clock frequency to 60 MHz at most. Four modes of SPI transfer format are supported.
- In single-/two-/four-/eight-line half-duplex communication mode, the host's clock frequency is configurable to 80 MHz at most and the four modes of SPI transfer format are supported.

 In single-/two-/four-line half-duplex communication mode, the slave's clock frequency is configurable to 60 MHz at most, and the four modes of SPI transfer format are also supported.

#### • SPI3 General-purpose SPI (GP-SPI) mode

As a general-purpose SPI interface, SPI3 can operate in master and slave modes, in two-line full-duplex and single-line, two-line and four-line half-duplex communication modes. The host's clock frequency is configurable. Data transmission is in multiples of bytes. The clock polarity (CPOL) and phase (CPHA) are also configurable. The SPI3 interface supports DMA.

- In two-line full-duplex communication mode, both the host's and the slave's clock frequency are configurable to a maximum of 80 MHz, and the slave's clock frequency to a maximum of 60 MHz.
   Four modes of SPI transfer format are supported.
- In single-line, two-line and four-line half-duplex communication mode, the host's clock frequency is configurable to a maximum of 80 MHz, and the slave's clock frequency to 60 MHz at most. The four modes of SPI transfer format are supported.

In most cases, the data port connection between ESP32-S3 and external flash is as follows:

#### SPI eight-line mode:

- SPID (SPID) = IO0
- SPIQ (SPIQ) = IO1
- SPIWP (SPIWP) = IO2
- SPIHD (SPIHD) = IO3
- GPIO33 = IO4
- GPIO34 = IO5
- GPIO35 = IO6
- GPIO36 = IO7
- GPIO37 = DQS

#### SPI four-line mode:

- SPID (SPID) = IO0
- SPIQ (SPIQ) = IO1
- SPIWP (SPIWP) = IO2
- SPIHD (SPIHD) = IO3

#### SPI two-line mode:

- SPID (SPID) = IO0
- SPIQ (SPIQ) = IO1

#### SPI single-line mode:

- SPIQ (SPIQ) = DO
- SPID (SPID) = DI
- SPIHD (SPIHD) = HOLD#
- SPIWP (SPIWP) = WP#

#### 3.4.3 LCD Interface

ESP32-S3 supports 8-bit ~16-bit parallel RGB, I8080, and MOTO6800 interfaces. These interfaces operate at 40 MHz or lower, and support conversion among RGB565, YUV422, YUV420, and YUV411.

#### 3.4.4 Camera Interface

ESP32-S3 supports an 8-bit ~16-bit DVP image sensor, with clock frequency of up to 40 MHz. The camera interface supports conversion among RGB565, YUV422, YUV420, and YUV411.

#### 3.4.5 Universal Asynchronous Receiver Transmitter (UART)

ESP32-S3 has three UART interfaces, i.e., UART0, UART1, and UART2, which support IrDA and asynchronous communication (RS232 and RS485) at a speed of up to 5 Mbps. The UART controller provides hardware management of the CTS and RTS signals and software flow control (XON and XOFF). All of the interfaces can be accessed by the DMA controller or directly by the CPU.

#### 3.4.6 I2C Interface

ESP32-S3 has two I2C bus interfaces which are used for I2C master mode or slave mode, depending on the user's configuration. The I2C interfaces support:

- standard mode (100 kbit/s)
- fast mode (400 kbit/s)
- up to 800 kbit/s (constrained by SCL and SDA pull-up strength)
- 7-bit and 10-bit addressing mode
- double addressing mode (slave addressing and slave register addressing)

Users can configure instruction registers to control I2C interfaces for more flexibility.

#### 3.4.7 I2S Interface

ESP32-S3 includes two standard I2S interfaces. They can operate in master mode or slave mode, in full-duplex mode or half-duplex communication mode, and can be configured to operate with an 8-bit, 16-bit, 24-bit, or 32-bit resolution as an input or output channel. BCK clock frequency, from 10 kHz up to 40 MHz, is supported.

The I2S interface has a dedicated DMA controller. It supports TDM PCM, TDM MSB alignment, TDM LSB alignment, TDM Phillips, and PDM interface.

#### 3.4.8 Remote Control Peripheral

The Remote Control Peripheral (RMT) supports four channels of infrared remote transmission and four channels of infrared remote reception. By controlling pulse waveform through software, it supports various infrared and other single wire protocols. All eight channels share a 384 × 32-bit memory block to store transmit or receive waveform.

#### 3.4.9 Pulse Counter

The pulse counter captures pulse and counts pulse edges through multiple modes. It has four channels, each of which captures four signals at a time. The four input signals include two pulse signals and two control signals.

#### 3.4.10 LED PWM Controller

The LED PWM controller can generate independent digital waveform on eight channels. The LED PWM controller:

- can generate digital waveform with configurable periods and duty cycle. The accuracy of duty cycle can be
  up to 14 bits within a 1 ms period.
- has multiple clock sources, including APB clock and external main crystal clock.
- can operate when the CPU is in Light-sleep mode.
- supports gradual increase or decrease of duty cycle, which is useful for the LED RGB color-gradient generator.

#### 3.4.11 USB 1.1 OTG

ESP32-S3 features a full-speed USB OTG interface which is compliant with the USB 1.1 specification. It has the following features:

- software-configurable endpoint settings and suspend/resume
- dynamic FIFO size
- session request protocol (SRP) and host negotiation protocol (HNP)
- a full-speed USB PHY integrated in the chip

#### 3.4.12 USB Serial/JTAG Controller

ESP32-S3 integrates a USB Serial/JTAG controller compatible with the full-speed USB 2.0 specification. The USB Serial/JTAG controller:

- contains CDC-ACM virtual serial port and JTAG adapter functionality
- configurable flash
- supports CPU debugging with compact JTAG instructions
- shares the full-speed USB PHY integrated in the chip with USB 1.1 OTG

#### 3.4.13 Motor Control PWM (MCPWM)

ESP32-S3 integrates two MCPWM that can be used to drive digital motors and smart light. This controller includes PWM timers, PWM operators, and a dedicated capture submodule. PWM timers can be synchronized or work independently. Each PWM operator generate waveform for one PWM channel. The dedicated capture submodule can accurately capture external timing events.

#### 3.4.14 SD/MMC Host Controller

ESP32-S3 has an SD/MMC Host Controller with the following features:

- Secure Digital (SD) memory version 3.0 and version 3.01
- Secure Digital I/O (SDIO) version 3.0
- Consumer Electronics Advanced Transport Architecture (CE-ATA) version 1.1
- Multimedia Cards (MMC version 4.41, eMMC version 4.5 and version 4.51)

The controller allows up to 80 MHz clock output in 1-bit, 4-bit or 8-bit data bus mode. In 4-bit mode, ESP32-S3 supports two SD/SDIO/MMC 4.41 cards, and one SD card operating at 1.8 V.

#### 3.4.15 DMA Controller

ESP32-S3 has a general-purpose DMA controller (GDMA) with five independent channels for transmitting and another five independent channels for receiving. These ten channels are shared by peripherals that have DMA feature, and support dynamic priority.

The DMA controller controls data transfer using linked lists. It allows peripheral-to-memory and memory-to-memory data transfer at a high speed. All channels can access internal and external RAM.

The ten peripherals on ESP32-S3 with DMA feature are SPI2, SPI3, UHCI0, I2S0, I2S1, LCD/CAM, AES, SHA, ADC, and RMT.

#### 3.4.16 TWAI® Controller

ESP32-S3 has a TWAI® controller with the following features:

- compatible with ISO 11898-1 protocol
- standard frame format (11-bit ID) and extended frame format (29-bit ID)
- bit rates from 1 Kbit/s to 1 Mbit/s
- multiple modes of operation: Normal, Listen Only, and Self-Test (no acknowledgment required)
- 64-byte receive FIFO
- acceptance filter (single and dual filter modes)
- error detection and handling: error counters, configurable error interrupt threshold, error code capture, arbitration lost capture

#### 3.5 Radio and Wi-Fi

The ESP32-S3 radio consists of the following blocks:

- 2.4 GHz receiver
- 2.4 GHz transmitter
- Bias and regulators
- Balun and transmit-receive switch
- Clock generator

#### 3.5.1 2.4 GHz Receiver

The 2.4 GHz receiver demodulates the 2.4 GHz RF signal to quadrature baseband signals and converts them to the digital domain with two high-resolution, high-speed ADCs. To adapt to varying signal channel conditions, ESP32-S3 integrates RF filters, Automatic Gain Control (AGC), DC offset cancelation circuits, and baseband filters.

#### 3.5.2 2.4 GHz Transmitter

The 2.4 GHz transmitter modulates the quadrature baseband signals to the 2.4 GHz RF signal, and drives the antenna with a high-powered CMOS power amplifier. The use of digital calibration further improves the linearity of the power amplifier.

Additional calibrations are integrated to cancel any radio imperfections, such as:

carrier leakage

- I/Q amplitude/phase matching
- · baseband nonlinearities
- RF nonlinearities
- antenna matching

These built-in calibration routines reduce the cost, time, and specialized equipment required for product testing.

#### 3.5.3 Clock Generator

The clock generator produces quadrature clock signals of 2.4 GHz for both the receiver and the transmitter. All components of the clock generator are integrated into the chip, including inductors, varactors, filters, regulators, and dividers.

The clock generator has built-in calibration and self-test circuits. Quadrature clock phases and phase noise are optimized on chip with patented calibration algorithms which ensure the best performance of the receiver and the transmitter.

#### 3.5.4 Wi-Fi Radio and Baseband

The ESP32-S3 Wi-Fi radio and baseband support the following features:

- 802.11b/g/n
- 802.11n MCS0-7 that supports 20 MHz and 40 MHz bandwidth
- 802.11n MCS32
- 802.11n 0.4  $\mu$ s guard-interval
- data rate up to 150 Mbps
- RX STBC (single spatial stream)
- adjustable transmitting power
- antenna diversity;

ESP32-S3 supports antenna diversity with an external RF switch. This switch is controlled by one or more GPIOs, and used to select the best antenna to minimize the effects of channel imperfections.

#### 3.5.5 Wi-Fi MAC

ESP32-S3 implements the full 802.11 b/g/n Wi-Fi MAC protocol. It supports the Basic Service Set (BSS) STA and SoftAP operations under the Distributed Control Function (DCF). Power management is handled automatically with minimal host interaction to minimize the active duty period.

The ESP32-S3 Wi-Fi MAC applies the following low-level protocol functions automatically:

- 4 × virtual Wi-Fi interfaces
- simultaneous Infrastructure BSS Station mode, SoftAP mode, and Station + SoftAP mode
- RTS protection, CTS protection, Immediate Block ACK
- fragmentation and defragmentation
- TX/RX A-MPDU, RX A-MSDU
- TXOP

- WMM
- GCMP, CCMP, TKIP, WAPI, WEP, and BIP
- automatic beacon monitoring (hardware TSF)
- 802.11mc FTM

#### 3.5.6 Networking Features

Users are provided with libraries for TCP/IP networking, ESP-WIFI-MESH networking, and other networking protocols over Wi-Fi. TLS 1.0 and 1.1 and 1.2 support is also provided.

#### 3.6 Bluetooth LE

ESP32-S3 includes a Bluetooth Low Energy subsystem that integrates a hardware link layer controller, an RF/modem block and a feature-rich software protocol stack. It supports the core features of Bluetooth 5 and Bluetooth mesh.

#### 3.6.1 Bluetooth LE Radio and PHY

Bluetooth Low Energy radio and PHY in ESP32-S3 support:

- 1 Mbps PHY
- 2 Mbps PHY for high transmission speed and high data throughput
- coded PHY for high RX sensitivity and long range (125 Kbps and 500 Kbps)
- Class 1 transmit power without external PA
- listen before talk (LBT), implemented in hardware
- antenna diversity with an external RF switch. This switch is controller by one or more GPIOs, and used to select the best antenna to minimize the effects of channel imperfections.

#### 3.6.2 Bluetooth LE Link Layer Controller

Bluetooth Low Energy Link Layer Controller in ESP32-S3 supports:

- LE advertising extensions, to enhance broadcasting capacity and broadcast more intelligent data
- multiple advertisement sets
- · simultaneous advertising and scanning
- multiple connections in simultaneous central and peripheral roles
- adaptive frequency hopping and channel assessment
- LE channel selection algorithm #2
- connection parameter update
- high duty cycle non-connectable advertising
- LE privacy 1.2
- LE data packet length extension
- link layer extended scanner filter policies
- low duty cycle directed advertising

- link layer encryption
- LE Ping

### 3.7 RTC and Low-Power Management

#### 3.7.1 Power Management Unit (PMU)

With the use of advanced power-management technologies, ESP32-S3 can switch between different power modes.

- Active mode: CPU and chip radio are powered on. The chip can receive, transmit, or listen.
- Modem-sleep mode: The CPU is operational and the clock speed can be reduced. The Wi-Fi baseband and radio are disabled, but Wi-Fi connection can remain active.
- Light-sleep mode: The CPU is paused. The RTC peripherals, as well as the ULP coprocessor are running. Any wake-up events (MAC, host, RTC timer, or external interrupts) will wake up the chip. Wi-Fi connection can remain active.
- Deep-sleep mode: CPU and most peripherals are powered down. Only the RTC memory and RTC peripherals are powered on. Wi-Fi connection data are stored in the RTC memory. The ULP coprocessor is functional.
- Hibernation mode: The internal 20 MHz oscillator and ULP coprocessor are disabled. Only one RTC timer
  on the slow clock and certain RTC GPIOs are active. The RTC timer or the RTC GPIOs can wake up the
  chip from the Hibernation mode.

#### 3.7.2 Ultra-Low-Power Coprocessor

The ULP coprocessor is designed as a simplified, low-power replacement of CPU in sleep modes. It can be also used to supplement the functions of the CPU in normal working mode. The ULP coprocessor and RTC memory remain powered on during the Deep-sleep mode. Hence, the developer can store a program for the ULP coprocessor in the RTC slow memory to access RTC GPIO, RTC peripheral devices, RTC timers and internal sensors in Deep-sleep mode.

ESP32-S3 has two ULP coprocessors, one based on RISC-V instruction set architecture (ULP-RISC-V) and the other on finite state machine (ULP-FSM).

#### ULP-RISC-V has the following features:

- support for RV32IMC instruction set
- thirty-two 32-bit general-purpose registers
- 32-bit multiplier and divider
- support for interrupts
- · booted by the CPU, its dedicated timer, or RTC GPIO

#### ULP-FSM has the following features:

- support for common instructions including arithmetic, jump, and program control instructions
- support for on-board sensor measurement instructions
- booted by the CPU, its dedicated timer, or RTC GPIO

Note that these two coprocessors cannot work simultaneously.

### 3.8 Timers and Watchdogs

#### 3.8.1 General Purpose Timers

ESP32-S3 is embedded with four 54-bit general-purpose timers, which are based on 16-bit prescalers and 54-bit auto-reload-capable up/down-timers.

The timers' features are summarized as follows:

- a 16-bit clock prescaler, from 2 to 65536
- a 54-bit time-base counter programmable to be incrementing or decrementing
- able to read real-time value of the time-base counter
- halting and resuming the time-base counter
- programmable alarm generation
- timer value reload (Auto-reload at alarm or software-controlled instant reload)
- level interrupt generation

#### 3.8.2 System Timer

ESP32-S3 integrates a 52-bit system timer, which has two 52-bit counters and three comparators. The system timer has the following features:

- counters with a clock frequency of 16 MHz
- three types of independent interrupts generated according to alarm value
- two alarm modes: target mode and period mode
- 52-bit target alarm value and 26-bit periodic alarm value
- read sleep time from RTC timer when the chip is awaken from Deep-sleep or Light-sleep mode
- counters can be stalled if the CPU is stalled or in OCD mode

#### 3.8.3 Watchdog Timers

The ESP32-S3 contains three watchdog timers: one in each of the two timer groups (called Main System Watchdog Timers, or MWDT) and one in the RTC Module (called the RTC Watchdog Timer, or RWDT).

During the flash boot process, RWDT and the first MWDT are enabled automatically in order to detect and recover from booting errors.

Watchdog timers have the following features:

- four stages, each with a programmable timeout value. Each stage can be configured, enabled and disabled separately
- interrupt, CPU reset, or core reset for MWDT upon expiry of each stage; interrupt, CPU reset, core reset, or system reset for RWDT upon expiry of each stage
- 32-bit expiry counter
- write protection, to prevent RWDT and MWDT configuration from being altered inadvertently
- flash boot protection
   If the boot process from an SPI flash does not complete within a predetermined period of time, the watchdog will reboot the entire main system.

## 3.9 Cryptographic Hardware Accelerators

ESP32-S3 is equipped with hardware accelerators of general algorithms, such as AES (FIPS PUB 197), ECB/CBC/OFB/CFB/CTR (NIST SP 800-38A), SHA (FIPS PUB 180-4), RSA, and ECC. The chip also supports independent arithmetic, such as Big Integer Multiplication and Big Integer Modular Multiplication. The maximum operation length for RSA and Big Integer Modular Multiplication is 4096 bits. The maximum factor length for Big Integer Multiplication is 2048 bits.

## 3.10 Physical Security Features

- transparent external flash and RAM encryption (AES-XTS) with software inaccessible key prevents unauthorized readout of user application code or data.
- secure Boot feature uses a hardware root of trust to ensure only signed firmware (with RSA-PSS signature) can be booted.
- HMAC module can use a software inaccessible MAC key to generate MAC signatures for identity verification, as well as other uses.
- Digital Signature module can use a software inaccessible secure key to generate RSA signatures for identity verification.
- World controller provides two running environment for software. All hardware and software resources are sorted to two groups, and placed in either secure or general world. The secure world cannot be accessed by hardware in the general world, thus establishing a security boundary.

## 3.11 Peripheral Pin Configurations

Table 5: Peripheral Pin Configurations

Interface	Signal	Pin	Function
	ADC1_CH0	GPIO1	
	ADC1_CH1	GPIO2	
	ADC1_CH2	GPIO3	
	ADC1_CH3	GPIO4	
	ADC1_CH4	GPIO5	
	ADC1_CH5	GPIO6	
	ADC1_CH6	GPIO7	
	ADC1_CH7	GPIO8	
	ADC1_CH8	GPIO9	
ADC	ADC1_CH9	GPIO10	Two 12-bit SAR ADCs
ADC	ADC2_CH0	GPIO11	1W0 12-bit SAN ADCS
	ADC2_CH1	GPIO12	
	ADC2_CH2	GPIO13	
	ADC2_CH3	GPIO14	
	ADC2_CH4	XTAL_32K_P	
	ADC2_CH5	XTAL_32K_N	
	ADC2_CH6	GPIO17	
	ADC2_CH7	GPIO18	
	ADC2_CH8	GPIO19	

Interface	Signal	Pin	Function
	ADC2_CH9	GPIO20	
	TOUCH1	GPIO1	
	TOUCH2	GPIO2	
	TOUCH3	GPIO3	
	TOUCH4	GPIO4	
	TOUCH5	GPIO5	
	TOUCH6	GPIO6	
Taylah aanaar	TOUCH7	GPIO7	Consolitive toylob consolve
Touch sensor	TOUCH8	GPIO8	Capacitive touch sensors
	TOUCH9	GPIO9	
	TOUCH10	GPIO10	
	TOUCH11	GPIO11	
	TOUCH12	GPIO12	
	TOUCH13	GPIO13	
	TOUCH14	GPIO14	
	MTDI	MTDI	
JTAG	MTCK	MTCK	JTAG for software debugging
JIAG	MTMS	MTMS	- JIAG for software debugging
	MTDO	MTDO	
	U0RXD_in		
	U0CTS_in		
	U0DSR_in		
	U0TXD_out		
	U0RTS_out		
	U0DTR_out		
	U1RXD_in		
	U1CTS_in		
UART	U1DSR_in	Any GPIO pins	Three UART devices with
UANT	U1TXD_out	Any Grio pins	hardware flow-controland DMA
	U1RTS_out		
	U1DTR_out		
	U2RXD_in		
	U2CTS_in		
	U2DSR_in		
	U2TXD_out		
	U2RTS_out		
	U2DTR_out		
	I2CEXT0_SCL_in		
	I2CEXT0_SDA_in		
	I2CEXT1_SCL_in		
I2C	I2CEXT1_SDA_in	Any GPIO pins	Two I2C devices in slave or
120	I2CEXT0_SCL_out	/ ary or to piris	master mode
	I2CEXT0_SDA_out		
	I2CEXT1_SCL_out		

Interface	Signal	Pin	Function	
	I2CEXT1_SDA_out			
LED PWM	ledc_ls_sig_out0~7	Any GPIO pins	Eight independent channels. 80 MHz clock, RTC clock, or XTAL clock. Duty cycle accuracy: 14 bits	
	I2S0O_BCK_in			
	I2S0_MCLK_in			
	12S0O_WS_in			
	I2S0I_SD_in			
	I2S0I_SD1_in			
	12S0I_SD2_in			
	I2S0I_SD3_in			
	I2S0I_BCK_in			
	I2S0I_WS_in			
	I2S1O_BCK_in			
	I2S1_MCLK_in			
	I2S1O_WS_in			
	I2S1I_SD_in			
I2S	I2S1I_BCK_in	Any GPIO pins	Stereo input and output from/to	
120	I2S1I_WS_in	7 try Gr 10 pine	the audio codec	
	I2S0O_BCK_out			
	I2S0_MCLK_out			
	I2S0O_WS_out			
	I2S0O_SD_out			
	I2S0O_SD1_out			
	I2S0I_BCK_out			
	I2S0I_WS_out			
	I2S1O_BCK_out			
	I2S1_MCLK_out			
	I2S1O_WS_out			
	I2S1O_SD_out			
	I2S1I_BCK_out			
	I2S1I_WS_out			
	LCD_PCLK		8 ~16 data transmission to LCD interface and 8 ~16 data reception by camera interface	
	LCD_DC			
LCD_CAMERA	LCD_V_SYNC			
	LCD_H_SYNC			
	LCD_H_ENABLE			
	LCD_DATA_out0~15	Any CDIO nina		
	LCD_CS	Any GPIO pins		
	CAM_CLK			
	CAM_V_SYNC			
	CAM_H_SYNC			
	CAM_H_ENABLE			
	CAM_PCLK			

Interface	Signal	Pin	Function	
	CAM_DATA_in0~15			
Remote Control	RMT_SIG_IN0~3	Ann ODIO min n	Four channels for an IR	
Peripheral	RMT_SIG_OUT0~3	Any GPIO pins	transceiver of various wave forms	
·	SPICLK_out_mux	SPICLK		
	SPICS0_out	SPICS0		
	SPICS1_out	SPICS1		
	SPID_in/_out	SPID		
	SPIQ_in/_out SPIQ		Support Standard SPI, Dual SPI,	
   SPI0/1	SPIWP_in/_out	SPIWP	QSPI, QPI, OSPI, and OPI that	
3510/1	SPIHD_in/_out	SPIHD	allow connection to external flash and RAM.	
	SPID4_in/_out	GPIO33		
	SPID5_in/_out	GPIO34		
	SPID6_in/_out	GPIO35		
	SPID7_in/_out	GPIO36		
	SPIDQS_in/_out	GPIO37		
	FSPICLK_in/_out_mux FSPICS0_in/_out		Support:  • master mode of SPI, Dual SPI, Quad SPI,Octal SPI, QPI, and OPI, and slave mode of SPI, Dual SPI, Quad SPI, and QPI;  • connection to external flash, RAM, and other SPI devices;	
	1011000_111/_001	Any GPIO pins		
	FSPICS1~5_out			
	FSPID_in/_out			
SPI2	FSPIQ_in/_out			
	FSPIWP_in/_out		four modes of SPI transfer	
	FSPIHD_in/_out		format;  configurable SPI frequency;  64-byte FIFO or DMA buffer.	
	FSPIIO4~7_in/_out			
	FSPIDQS_out			
	SPI3_CLK_in/_out_mux		Support:  • master and slave modes of SPI, Dual SPI, Quad SPI, and QPI;  • four modes of SPI transfer format;	
	SPI3_CS0_in/_out			
	SPI3_CS1_out			
ODIO	SPI3_CS2_out	A ODIO n.'		
SPI3	SPI3D_in/_out	Any GPIO pins		
	SPI3Q_in/_out		<ul><li>configurable frequency;</li></ul>	
	SPI3_WP_in/_out		64-byte FIFO or DMA	
	SPI3_HD_in/_out		buffer.	

Interface	Signal	Pin	Function	
	pcnt_sig_ch0_in0			
	pcnt_sig_ch1_in0		Capture pulse and count pulse edges in seven modes	
	pcnt_ctrl_ch0_in0			
	pcnt_ctrl_ch1_in0			
	pcnt_sig_ch0_in1			
	pcnt_sig_ch1_in1			
	pcnt_ctrl_ch0_in1			
Pulse counter	pcnt_ctrl_ch1_in1	Any GPIO pins		
Fuise Counter	pcnt_sig_ch0_in2	Ally GFIO pills		
	pcnt_sig_ch1_in2			
	pcnt_ctrl_ch0_in2			
	pcnt_ctrl_ch1_in2			
	pcnt_sig_ch0_in3			
	pcnt_sig_ch1_in3			
	pcnt_ctrl_ch0_in3			
	pcnt_ctrl_ch1_in3			
	D-	GPIO19 (Used by internal PHY)		
	D+	GPIO20 (Used by internal PHY)		
	VP	MTMS (Used by external PHY)	Full-speed USB OTG (USB OTG	
USB OTG	VM	MTDI (Used by external PHY)	supports both high-speed on-chip PHY and external PHY)	
000010	RCV	GPIO21 (Used by external PHY)		
	OEN	MTDO (Used by external PHY)		
	VPO	MTCK (Used by external PHY)		
	VMO	GPIO38 (Used by external PHY)		
	D-	GPIO19 (Used by internal PHY)		
	D+	GPIO20 (Used by internal PHY)	Flash programming and CPU	
USB	VP	MTMS (Used by external PHY)	debugging (USB Serial/JTAG	
Serial/JTAG	VM	MTDI (Used by external PHY)	controller supports both	
controller	OEN	MTDO (Used by external PHY) high-speed on-chip PHY and		
	VPO	MTCK (Used by external PHY)	,	
	VMO	GPIO38 (Used by external PHY)		

# **Revision History**

Date	Version	Release notes	
2021-03-30	V0.4	Major update	
2020-12-30	V0.3.1	Updated Figure 1	
2020-08-14	V0.3	Preliminary version	

## Solutions, Documentation, and Legal Information

#### **Must-Read Documents**

- ESP-IDF Programming Guide (https://docs.espressif.com/projects/esp-idf/en/latest/esp32/index.html)
- Certificates (www.espressif.com/en/support/documents/certificates)
- Notification Subscription (www.espressif.com/en/subscribe)

#### Sales and Technical Support

- Sales Questions (www.espressif.com/en/contact-us/sales-questions)
- Technical Inquiries (www.espressif.com/en/contact-us/technical-inquiries)
- Get Samples (www.espressif.com/en/contact-us/get-sample)

#### **Developer Zone**

- ESP32 Forum (www.esp32.com)
- GitHub (github.com/espressif)

#### **Products**

- SoCs (www.espressif.com/en/products/socs)
- Modules (www.espressif.com/en/products/modules)
- DevKits (www.espressif.com/en/products/devkits)

#### **Must-Have Resources**

- SDKs and Demos (www.espressif.com/en/support/download/sdks-demos)
- APPs (www.espressif.com/en/support/download/apps)
- Tools (www.espressif.com/en/support/download/other-tools)
- AT (www.espressif.com/en/support/download/at)



#### Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

Copyright © 2021 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.