Synthesis Report

Wed Apr 15 00:59:00 2015

```
Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 1.00 secs Total CPU time to Xst completion: 0.25 secs
--> Reading design: main.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
      4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report
-----
* Synthesis Options Summary *
---- Source Parameters
Input File Name
                                    : "main.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
                                  : "main"
Output File Name
Output Format
                                   : xc7a100t-3-csg324
Target Device
---- Source Options
Top Module Name
                              : main
: YES
: Auto
Automatic FSM Extraction
FSM Encoding Algorithm
                                   : No
: LUT
Safe Implementation
FSM Style
RAM Extraction
RAM Style
ROM Extraction
                                 : YES
Shift Register Extraction
ROM Style
                                    : Auto
Resource Sharing
Asynchronous To Synchronous
Shift Register Minimum Size
Use DSP Block
                                    : Auto
Automatic Register Balancing
                                   : No
 --- Target Options
LUT Combining
Reduce Control Sets
Add IO Buffers
Global Maximum Fanout
                                    : YES
                                 : 100000
: 32
Add Generic Clock Buffer(BUFG)
Register Duplication : YES
Optimize Instantiated Primitives : NO
Use Clock Enable
                                    : Auto
Use Synchronous Set
Use Synchronous Reset
Pack IO Registers into IOBs : Auto
Equivalent register Removal : YES
---- General Options
Optimization Goal
                                   : Speed
Optimization Effort
Power Reduction
                                    : NO
                                 : No
: As_Optimized
: Yes
Keep Hierarchy
Netlist Hierarchy
RTL Output
Global Optimization
                                    : AllClockNets
                                   : YES
: NO
Read Cores
Write Timing Constraints
Cross Clock Analysis
                                    : NO
Hierarchy Separator
                                    : <>
Bus Delimiter
                                   : Maintain
Case Specifier
Slice Utilization Ratio
                                    : 100
                                : 100
: 100
BRAM Utilization Ratio
DSP48 Utilization Ratio
Auto BRAM Packing
                                    : NO
```

Synthesis Report Page 2 of 3

```
Slice Utilization Ratio Delta
_____
              HDL Parsing
______
Analyzing Verilog file "D:\NewProject\basic.v" into library work
Parsing module .
Parsing module .
Parsing module .
HDL Elaboration
_____
Elaborating module .
Elaborating module .
Elaborating module .
WARNING:HDLCompiler:1127 - "D:\NewProject\basic.v" Line 189: Assignment to c ignored, since the identifier is never used
______
              HDL Synthesis
______
Synthesizing Unit .
Related source file is "D:\NewProject\basic.v".
INFO:Xst:3210 - "D:\NewProject\basic.v" line 189: Output port of the instance is unconnected or connected to loadless signal.
 Summary:
Unit synthesized.
Synthesizing Unit .
  Related source file is "D:\NewProject\basic.v".
  Summary:
Unit synthesized.
Synthesizing Unit
  Related source file is "D:\NewProject\basic.v".
  Summary:
    no macro.
Unit synthesized.
_____
HDL Synthesis Report
Macro Statistics
                               : 115
# Xors
1-bit xor2
                               : 115
_____
_____
            Advanced HDL Synthesis
______
______
Advanced HDL Synthesis Report
Macro Statistics
# Xors
______
______
              Low Level Synthesis
------
Optimizing unit
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.
Final Macro Processing ...
______
Final Register Report
Found no macro
-----
______
               Partition Report
Partition Implementation Status
No Partitions were found in this design.
_____
               Design Summary
-----
Top Level Output File Name
                   : main.ngc
Primitive and Black Box Usage:
# BELS
                   : 97
   LUT2
                   : 17
   LUT3
                    : 17
   LUT4
   LUT5
   LUT6
IO Buffers
   IBUF
   OBILE
Device utilization summary:
Selected Device: 7a100tcsg324-3
Slice Logic Utilization:
                       97 out of 63400
Number of Slice LUTs:
                       97 out of 63400
 Number used as Logic:
Slice Logic Distribution:
Number of LUT Flip Flop pairs used:
                       97 out of 97 100%
0 out of 97 0%
 Number with an unused Flip Flop:
 Number with an unused LUT:
                       0 out of
```

Synthesis Report Page 3 of 3

```
Number of fully used LUT-FF pairs:
                                        0 out of
   Number of unique control sets:
IO Utilization:
 Number of IOs:
 Number of bonded IOBs:
                                       32 out of
                                                   210
                                                           15%
Specific Feature Utilization:
Partition Resource Summary:
  No Partitions were found in this design.
______
Timing Report
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
     FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
     GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
No clock signals found in this design
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Timing Summary:
Speed Grade: -3
  Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 12.150ns
Timing Details:
All values displayed in nanoseconds (ns)
_____
Timing constraint: Default path analysis
 Total number of paths / destination ports: 772023 / 16
Delay:
                   12.150ns (Levels of Logic = 18)
  Source:
                   y<0> (PAD)
  Destination:
                    p<15> (PAD)
  Data Path: y<0> to p<15>
                              Gate
                                       Net
   Cell:in->out
                    fanout Delay
                                    Delay Logical Name (Net Name)
    TRUE: T->0
                        14 0.001
                                     0.439 y_0_IBUF (y_0_IBUF)
    LUT2:I0->0
                             0.097
                                     0.698 ip1<2>1 (ip1<2>)
0.693 fa2/cy1 (c1<2>)
     LUT6:I0->0
                             0.097
                             0.097
                                     0.698 fa3/h2/Mxor_s_xo<0>1 (s1<2>)
     LUT6:I0->0
                             0.097
                                     0.688 sa2/h2/Mxor_s_xo<0>1 (s2<1>)
                                     0.703 tal/cyl (c3<1>)
0.566 ta3/cyl (c3<3>)
    TJUT6:T1->0
                             0.097
     LUT6:I0->0
                             0.097
                                     0.521 ta4/h2/Mxor_s_xo<0>1 (s3<3>)
    LUT4:I0->0
                             0.097
                                     0.697 foa3/h2/Mxor_s_xo<0>1 (s4<2>)
0.688 fia2/h2/Mxor_s_xo<0>1 (s5<1>)
     LUT4:I1->0
                             0.097
     LUT6:I0->0
                             0.097
    LUT6:I1->0
                             0.097
                                     0.566 sia1/cy1 (c6<1>)
                                     0.561 sia2/h2/Mxor_s_xo<0>1 (s6<1>)
0.703 sea1/cy1 (c7<1>)
                             0.097
    TJUT4:T0->0
                             0.097
     LUT5:I1->0
     LUT6:I0->0
                              0.097
                                     0.703 sea3/cy1 (c7<3>)
                                    0.697 sea5/cy1 (c7<5>)
0.697 sea6/cy1 (c7<6>)
     TJUT6: T0->0
                            0.097
    LUT6: T0->0
                             0.097
                                    0.279 ha8/Mxor_s_xo<0>1 (p_15_OBUF)
     LUT6:I0->0
                             0.097
                                            p_15_OBUF (p<15>)
                           12.150ns (1.553ns logic, 10.597ns route) (12.8% logic, 87.2% route)
   Total
Cross Clock Domains Report:
_____
Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.76 secs
Total memory usage is 444228 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 1 ( 0 filtered)
Number of infos : 1 ( 0 filtered)
```