## Synthesis Report

## Sat Apr 18 17:53:40 2015

```
Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 1.00 secs Total CPU time to Xst completion: 0.25 secs
--> Reading design: hybrid.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
      4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report
-----
                     Synthesis Options Summary
---- Source Parameters
Input File Name
                                    : "hybrid.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                  : "hybrid"
Output File Name
Output Format
                                  : xc7a100t-3-csg324
Target Device
---- Source Options
                              : hybrid
: YES
: Auto
Top Module Name
Automatic FSM Extraction
FSM Encoding Algorithm
Safe Implementation
                                  : No
: LUT
FSM Style
RAM Extraction
RAM Style
ROM Extraction
                                : YES
Shift Register Extraction
ROM Style
                                   : Auto
Resource Sharing
Asynchronous To Synchronous
Shift Register Minimum Size
Use DSP Block
                                   : Auto
Automatic Register Balancing
                                   : No
 --- Target Options
LUT Combining
Reduce Control Sets
Add IO Buffers
Global Maximum Fanout
                                   : YES
                                : 100000
: 32
Add Generic Clock Buffer(BUFG)
Register Duplication : YES
Optimize Instantiated Primitives : NO
Use Clock Enable
                                   : Auto
Use Synchronous Set
Use Synchronous Reset
Pack IO Registers into IOBs : Auto
Equivalent register Removal : YES
---- General Options
Optimization Goal
                                   : Speed
Optimization Effort
Power Reduction
                                   : NO
                                : No
: As_Optimized
: Yes
Keep Hierarchy
Netlist Hierarchy
RTL Output
Global Optimization
                                   : AllClockNets
                                  : YES
: NO
Read Cores
Write Timing Constraints
Cross Clock Analysis
                                   : NO
Hierarchy Separator
                                   : <>
Bus Delimiter
                                   : Maintain
Case Specifier
Slice Utilization Ratio
                                   : 100
                                : 100
: 100
BRAM Utilization Ratio
DSP48 Utilization Ratio
Auto BRAM Packing
                                   : NO
```

Synthesis Report Page 2 of 4

```
Slice Utilization Ratio Delta
_____
                HDL Parsing
Analyzing Verilog file "D:\Changeproject\hi.v" into library work
Parsing module .
Parsing module
Parsing module
Parsing module
Parsing module
Parsing module
Parsing module .
Parsing module
______
                 HDL Elaboration
Elaborating module .
Elaborating module .
Elaborating module
Elaborating module
Elaborating module Elaborating module
Elaborating module .
Elaborating module .
______
                HDL Synthesis
______
Synthesizing Unit .
Related source file is "D:\Changeproject\hi.v".
INFO:Xst:3210 - "D:\Changeproject\hi.v" line 130: Output port of the instance is unconnected or connected to loadless signal.
  Summary:
Unit synthesized.
Synthesizing Unit
  Related source file is "D:\Changeproject\hi.v".
  Summary:
Unit synthesized.
Synthesizing Unit .
  Related source file is "D:\Changeproject\hi.v".
  Summary:
Unit synthesized.
Synthesizing Unit .
  Related source file is "D:\Changeproject\hi.v".
  Summary:
Unit synthesized.
Synthesizing Unit
  Related source file is "D:\Changeproject\hi.v".
  Summary:
Unit synthesized.
Synthesizing Unit
  Related source file is "D:\Changeproject\hi.v".
  Summary:
    no macro.
Unit synthesized.
Synthesizing Unit
  Related source file is "D:\Changeproject\hi.v".
Unit synthesized.
Synthesizing Unit
  Related source file is "D:\Changeproject\hi.v".
______
HDL Synthesis Report
Macro Statistics
# Xors
1-bit xor2
_____
______
              Advanced HDL Synthesis
______
_____
Advanced HDL Synthesis Report
Macro Statistics
# Xors
-----
______
              Low Level Synthesis
------
Mapping all equations ...
Building and optimizing final netlist \dots
Found area constraint ratio of 100 (+ 5) on block hybrid, actual ratio is 0.
Final Macro Processing ...
------
Final Register Report
Found no macro
_____
______
                Partition Report
______
```

Synthesis Report Page 3 of 4

```
Partition Implementation Status
 No Partitions were found in this design.
-----
                           Design Summary
Top Level Output File Name
                                : hybrid.ngc
Primitive and Black Box Usage:
# BELS
                                  : 96
       LUT3
       LUT4
      LUT5
      LUT6
                                  : 29
# IO Buffers
      OBUF
Device utilization summary:
Selected Device : 7a100tcsg324-3
Slice Logic Utilization:
Number of Slice LUTs:
                                       96 out of 63400
96 out of 63400
   Number used as Logic:
Slice Logic Distribution:
Number of LUT Flip Flop pairs used:
   Number with an unused Flip Flop:
                                        96 out of
                                                            100%
                                        0 out of 96
0 out of 96
   Number with an unused LUT:
                                                              N%
   Number of fully used LUT-FF pairs:
                                                             0%
   Number of unique control sets:
IO Utilization:
Number of IOs:
                                        32 out of 210
Number of bonded IOBs:
                                                            15%
Specific Feature Utilization:
Partition Resource Summary:
 No Partitions were found in this design.
-----
Timing Report
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
     FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
     GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
No clock signals found in this design
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Timing Summary:
Speed Grade: -3
   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 7.045ns
Timing Details:
All values displayed in nanoseconds (ns)
Timing constraint: Default path analysis
 Total number of paths / destination ports: 11646 / 16
                    7.045ns (Levels of Logic = 11)
  Source: y<1> (PAD)
Destination: p<14> (PAD)
  Data Path: y<1> to p<14>
                               Gate
                     fanout Delay Delay Logical Name (Net Name)
    Cell:in->out
                      23 0.001 0.781 <u>y 1 lbo. (j -</u>

4 0.097 0.570 <u>q4/k<2>1 (q4/k<2>)</u>

2 0.097 0.697 h4/x11 (h4/x1)

2 0.097 0.688 h4/m2/o1 (c000>)

2 0.097 0.688 h12/m1/o1 (ip1<5>)

3 0.097 0.566 cla2/c<0>1 (cla2/c<0>)

2 0.097 0.688 cla2/out71 (cla2/c<2>)

3 0.097 0.521 cla2/out81 (c2<1>)

3 0.097 0.693 cla3/out51 (cla3/c<1>)

1 0.097 0.279 cla3/Mxor_n<3> xo<0>1 (p_14_OBUF)

0.000 p_14_OBUF (p<14>)
                 23 0.001 0.781 y_1_IBUF (y_1_IBUF)
    IBUF:I->O
     LUT5:10->0
     LUT4:I0->0
     LUT6:I0->0
    LUT5:I0->0
    LUT5:I0->0
     LUT6:I2->0
    LUT5:I0->0
    T.IIT5 • T2->0
    LUT6:I1->0
    OBUF:I->O
                            7.045ns (0.874ns logic, 6.171ns route)
                                     (12.4% logic, 87.6% route)
Cross Clock Domains Report:
_____
Total REAL time to Xst completion: 25.00 secs
```

Synthesis Report Page 4 of 4

Total CPU time to Xst completion: 25.04 secs

Total memory usage is 444228 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 0 ( 0 filtered)
Number of infos : 1 ( 0 filtered)