Synthesis Report

Sat Apr 18 17:33:46 2015

```
Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved.
copyright (c) 1993-2012 AllTinx, Inc. All II
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 -> Reading design: booth.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
8.4.1) Clock Information
             8.4.2) Asynchronous Control Signals Information
             8.4.3) Timing Summary
             8.4.4) Timing Details
8.4.5) Cross Clock Domains Report
                      Synthesis Options Summary
--- Source Parameters
Input File Name
                                      : "booth.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                    : "booth"
Output Format
Target Device
                                    : xc7a100t-3-csg324
---- Source Options
Top Module Name
                                     : booth
: YES
Automatic FSM Extraction
FSM Encoding Algorithm
                                      : Auto
Safe Implementation
                                     : No
: LUT
FSM Style
RAM Extraction
                                     : Yes
: Auto
RAM Style
ROM Extraction
                                     : Yes
Shift Register Extraction
ROM Style
Resource Sharing
Asynchronous To Synchronous
Shift Register Minimum Size
                                      : YES
                                      : NO
                                      : 2
Use DSP Block
                                      : Auto
Automatic Register Balancing
---- Target Options
                                      : No
LUT Combining
Reduce Control Sets
Add IO Buffers
                                      : YES
Global Maximum Fanout
                                      : 100000
Add Generic Clock Buffer (BUFG)
Register Duplication
                                      : YES
Optimize Instantiated Primitives : NO
Use Clock Enable : Aut
                                      : Auto
Use Synchronous Set
Use Synchronous Reset
Pack IO Registers into IOBs
                                      : Auto
Equivalent register Removal ---- General Options
                                    : YES
Optimization Goal
                                      : Speed
Optimization Effort
                                     : 1
: NO
Power Reduction
                                    : No
: As_Optimized
: Yes
Keep Hierarchy
Netlist Hierarchy
RTL Output
                                     : AllClockNets
: YES
Global Optimization
Read Cores
                                     : NO
: NO
: /
Write Timing Constraints
Cross Clock Analysis
Hierarchy Separator
Bus Delimiter
Case Specifier
Slice Utilization Ratio
BRAM Utilization Ratio
DSP48 Utilization Ratio
Auto BRAM Packing
                                      : NO
Slice Utilization Ratio Delta
                                      : 5
______
```

Synthesis Report Page 2 of 3

```
______
              HDL Parsing
-----
Analyzing Verilog file "D:\Changeproject\booth.v" into library work
Parsing module .
Parsing module .
Parsing module
Parsing module
Parsing module .
_____
               HDL Elaboration
_____
Elaborating module .
HDL Synthesis
Synthesizing Unit .

Related source file is "D:\Changeproject\booth.v"
INFO:Xst:3210 - "D:\Changeproject\booth.v" line 141: Output port of the instance is unconnected or connected to loadless signal.
Summary:
Unit synthesized.
Synthesizing Unit .
  Related source file is "D:\Changeproject\booth.v".
  Summary:
Unit synthesized.
Synthesizing Unit .
  Related source file is "D:\Changeproject\booth.v".
  Summary:
Unit synthesized.
Synthesizing Unit .
  Related source file is "D:\Changeproject\booth.v".
  Summary:
Unit synthesized.
Synthesizing Unit
  Related source file is "D:\Changeproject\booth.v".
  Summary:
    no macro.
Unit synthesized.
______
HDL Synthesis Report
Macro Statistics
# Xors
1-bit xor2
_____
______
             Advanced HDL Synthesis
______
_____
Advanced HDL Synthesis Report
Macro Statistics
# Xors
1-bit xor2
______
_____
              Low Level Synthesis
______
Optimizing unit ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block booth, actual ratio is 0.
Final Macro Processing ...
______
Final Register Report
Found no macro
______
               Partition Report
______
Partition Implementation Status
No Partitions were found in this design.
______
                Design Summary
______
Top Level Output File Name
                   : booth.ngc
Primitive and Black Box Usage:
# BELS
                   : 102
   LUT2
   LUT3
   LUT4
   T.TTT5
                   : 46
   LUT6
                   : 31
# IO Buffers
   IBUF
   OBUF
                   : 16
Device utilization summary:
```

Synthesis Report Page 3 of 3

```
Selected Device: 7a100tcsg324-3
Slice Logic Utilization:
                                     102 out of 63400
102 out of 63400
Number of Slice LUTs:
   Number used as Logic:
Slice Logic Distribution:
Number of LUT Flip Flop pairs used:
  Number with an unused Flip Flop: 102 out of
                                      out of 0 out of
                                                            100%
  Number with an unused LUT:
Number of fully used LUT-FF pairs:
                                                       102
                                                              0%
                                         0 out of
                                                              0%
                                                      102
  Number of unique control sets:
IO Utilization:
Number of IOs:
                                        32
                                                    210
Number of bonded IOBs:
                                       32 out of
                                                             15%
Specific Feature Utilization:
Partition Resource Summary:
 No Partitions were found in this design.
_____
Timing Report
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
     GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
No clock signals found in this design
Asynchronous Control Signals Information:
No asynchronous control signals found in this design
Timing Summary:
Speed Grade: -3
  Minimum period: No path found
   Minimum input arrival time before clock: No path found
  Maximum output required time after clock: No path found Maximum combinational path delay: 7.583ns
Timing Details:
All values displayed in nanoseconds (ns)
-----
Timing constraint: Default path analysis
 Total number of paths / destination ports: 44168 / 16
 _____
Delav:
                   7.583ns (Levels of Logic = 13)
                 x<0> (PAD)
p<13> (PAD)
 Destination:
 Data Path: x<0> to p<13>
                               Gate
                                        Net
    Cell:in->out fanout Delay
                                     Delay Logical Name (Net Name)
           -----
                  23 0.001 0.791 x 0_IBUF (x 0_IBUF)
5 0.097 0.702 p3/ca1 (n<3>)
    TRUE: T->O
                      5 0.097
2 0.097
3 0.097
5 0.097
    LUT6:I0->0
                                      0.697 p4/mxor p xo<0>1 (fp<2>)
0.305 fa3/cy1 (c1<2>)
0.314 fa5/cy1 (c1<4>)
    LUT6:I0->0
    LUT5:I4->0
    LUT6:I5->0
                              0.097
                                      0.393 fa8/cy1 (c1<7>)
     LUT5:I3->0
                              0.097
                                      0.688 fa9/h2/Mxor_s_xo<0>1 (ip1<6>)
    LUT5:I0->0
                              0.097
                                      0.697
                                             sa7/cy1 (c2<6>)
                                     0.393 sa8/cy1 (c2<7>)
0.561 sa9/h2/Mxor s xo<0>1 (ip2<6>)
    LUT6:I0->0
                         4
                              0.097
                        2 0.097 0.591 sa9/h2/Mxor_s_xo<0>1 (ip2<6>)
3 0.097 0.693 foa7/cy1 (c3<6>)
1 0.097 0.279 foa8/h2/Mxor_s_xo<0>1 (p_13_OBUF)
    LUT3:I1->0
    LUT5:I0->0
    OBUF: T->O
                              0.000
                                             p_13_OBUF (p<13>)
                            7.583ns (1.068ns logic, 6.515ns route)
                                      (14.1% logic, 85.9% route)
______
Cross Clock Domains Report:
_____
Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 28.67 secs
Total memory usage is 419012 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 0 ( 0 filtered)
Number of infos : 1 ( 0 filtered)
```