Introduction to Microcontrollers

Class Test

12 September 2014

Student Number:

FOOBAR001

Please contain your answers to the boxes provided. They are there to indicate how much verbosity is expected. Long answers will annoy your marker.

You need to use the correct jargon to get marks.

Question 1				
•	you prefer to use	•	or this task rather t	e an electronic sign than a conventional (2)
A microcontroller	would be cheape	r, smaller and cons	sume less power.	
b) Why do we load	d our code into Fla	sh rather than RAI	M?	(1)
Code will not be	lost when power re	emoved.		
c) What is the diffe	erence between a	microprocessor an	id a microcontrolle	er? (2)
Microprocessor is Microcontroller co signals and onbo	ontains a CPU as	well as peripherals	for interfacing wit	h various types of
Question 2	y MO is said to be	little andiana Who	t does this endian	noon model tell us
a) The ARM Corte about how data is			it does this endian	(1)
LSB is located at	effective address			
b) Assume we war	•			0000 0010.
Address:	0x10	0x11	0x12	0x13
Data:	0x55	0xAA	0x69	0x42

a) How wide are each of the CPU registers?	(1)
32 bits	
b) Our CPU implements an instruction pipeline. List the pipeline stages, in order	er(1)
Fetch, Decode, Execute	
c) Bearing this pipeline in mind, what is the purpose of the Program Counter?	(1)
Points to instruction to be fetched.	(- /
Question 4	
a) What is the main purpose of an assembler? le: what does an assembler do?	(1)
Converts human readable assembly code into machine code / object code	
b) Consider the appendices. What binary string does the following instruction of ADDS R1, R1, #0x0F	ompile to? (2)
001 10 001 00001111	
c) Consider the appendices. Why will the following instruction not compile? ADDS R7, R6, #8	(1)
Different Rd and Rn necessitates T1 encoding. T1 encoding limits immediate data to 3 bits. #8 requires 4 bits.	
d) What is meant by the terms <i>loading</i> and <i>storing</i> ?	(1)
Loading: Getting data from memory into CPU registers	
Storing: Putting data from CPU registers into memory	

ses an immediate offset and (2 x 0.5)
(= 11 010)
ory addresses will be loaded
(1)
ne offset.
esses of data or offsets.
ction like:
nstruction and the label as the difference
s? (2)

_	4 =	
()	uestion	h
	UESHULL	•

Ques	tion 5								
a) Wha	at is the d	ifference	between:	B{cc}	and	В			(2)
	•	•	onditional). e condition						
, .			s to the PC struction o					n instruction is exe	
the ne	ext instru	ction in n al branc	nemory. h will incre					ed (usually by 2) t an arbitrary amou	•
c) Wha			er do wher			instruct	ion like:	LDR R5, =0xAA	(2)
-	•		relative loa			I			
d) Whic	ch is pref	erable?	Why?	MOV	/S R5,	#0xAA	vs	LDR R5, =0xAA	(2)
MOVS	S is prefe	rable. Th	ne 0xAA is	immedi	ate dat	a so do	es not ta	ike up extra room	in flash
Also b	out less p	refered a	answer: M0	OVS tak	es one	cycle v	vhile LDI	R takes two.	
Ques	tion 6:								

a) Give an example of two dev board peripherals and two internal peripherals. (4x 0.5)

Internal: ADC, GPIO

Dev board: LCD, LEDs

b) Consider the attached appendices. Write a block of code which will set bits 0 and 1 of the GPIOC_OTYPER while leaving all other bits unchanged. (3)

LDR R0, =0x48000800 LDR R1, [R0, #0x04] MOVS R2, #0x03 ORRS R1, R1, R2 STR R1, [R0, #0x04]

c) What is the purpose of the GPIOx_PUPRD? Why is the functionality it provides necessary?

Enables or disables pull up and pull down resistors. Necessary in order to define default level when pin left floating.

Question 7

a) Assume the following block of code has run.

(5)

(2)

MOV R0, #0xAA MOV R1, #0xBB CMP R0, R1

Remember: A CMP implements: Rn + inverse(Rm) + 1

Will the following flags be set, cleared or unchanged? Explain why. Marks for explanation. (2 mark for N flag. 3 marks for V flag.)

N:

0xAA + Inverse(0xBB) + 1 = 0xFFFFFFFF.

This has the msb set. msb is N, hence N = 1

V:

As shown above, calculation is 0xAA + 0xFFFFFF44.

When treated as signed numbers, this is equal to a small positive plus a small negative which does not cause overlfow.

No signed overflow, hence V = 0

b) Will the following branch be taken? Why or why not? (mark for reason)

MOVS R0, #0xF7

MOVS R1, #0x08

ANDS R0, R0, R1

BEQ foo

Result of ANDS is 0.

Hence Z = 1

BEQ taken when Z=1, hence branch taken.

c) How many CPU cycles does the following block take to execute?

(3)

(2)

MOVS R0, #100

(1 cycle)

loop: SUBS R0, R0, #2

(1 cycle)

CMP R0, #0

(1 cycle)

BNE loop

(3 cycles if taken, 1 cycle of not taken)

50 loop iterations.

1 + 50(1 + 1 + 3) = 251

On last iteration, BNE not taken, hence two cycles less:

249

d) Assuming a 48 MHz clock, how much time does the above code take to run? (1)

0,000 005 188 seconds, 5.1875 us

- e) When an exception occurs (other than a reset exception) what 3 steps does the CPU take to handle the exception? (3)
 - stack current state
 - fetch vector from table
 - load PC with vector and continue execution.

a) What two things happen when a POP operation is performed? Specify them in th which they occur.	e order (2)
 load register whith whatever SP is pointing to increment SP by 4 	
b) Assume the following block of code has just executed: PUSH {R0} PUSH {R3} PUSH {R7} PUSH {R4} Write a single instruction which will load R0 with whatever value was in R7 when R7 pushed to the stack. The instruction should not modify the SP. LDR R0, [SP, #4]	′ was (2)
c) Explain the difference between B and BL	(2)
BL stores the address of the next instruction to be executed in the link register.	
d) Discuss <u>reasons</u> why subroutines are useful.	(2)
maximises code reuse which: - minimises memory footprint - allows for easier debugging as code only has to be modified in one place.	

a) What is an Analogue to Digital Convertor?

(2)

A peripherals which makes high resolution approximations of voltages.

b) Assume a 8 bit ADC running off of 3.3 V.

What voltage does a reading of 0xF0 correspond to?

(2)

$$(0xF0 / 255) * 3.3 = 3.09 V$$

Dividing by 256 was also marked as correct.

c) Consider the appendices. Assuming the ADC has:

ADC_CFGR1_ALIGN = 1 and

ADC CFGR1 RES = 3

What value will be present in the ADC_DR assuming it is digitising an applied voltage of 1 V and running off of a 3 V supply rail. (3)

RES = 6 bits. = max of 63

 $(\frac{1}{3})$ * 63 = 21

Data starts at bit 2. Bit shift of 2 = x4

 $21 \times 4 = 84 = 0 \times 54$

Bonus

Describe the electrical specifications of the bus used to interface with the external temperature sensor.

(3)