


iNEMO inertial module: always-on 3D accelerometer and 3D gyroscope

Datasheet - production data



Features

- Power consumption: 0.9 mA in combo normal mode and 1.25 mA in combo high-performance mode up to 1 6 kHz
- "Always-on" experience with low power consumption for both accelerometer and gyroscope
- · Smart FIFO up to 8 kbyte based on features set
- Compliant with Android K and L
- Hard, soft ironing for external magnetic sensor corrections
- ±2/±4/±8/±16 g full scale
- ±125/±245/±500/±1000/±2000 dps full scale
- Analog supply voltage: 1.71 V to 3.6 V
- Independent IOs supply (1.62 V)
- Compact footprint, 2.5 mm x 3 mm x 0.83 mm
- SPI/I²C serial interface with main processor data synchronization feature
- Embedded temperature sensor
- ECOPACK®, RoHS and "Green" compliant

Applications

- Pedometer, step detector and step counter
- · Significant motion and tilt functions
- Indoor navigation
- Tap and double-tap detection
- IoT and connected devices
- Intelligent power saving for handheld devices
- Vibration monitoring and compensation
- · Free-fall detection
- 6D orientation detection

Description

The LSM6DS3 is a system-in-package featuring a 3D digital accelerometer and a 3D digital gyroscope performing at 1.25 mA (up to 1.6 kHz ODR) in high-performance mode and enabling always-on low-power features for an optimal motion experience for the consumer.

The LSM6DS3 supports main OS requirements, offering real, virtual and batch sensors with 8 kbyte for dynamic data batching.

ST's family of MEMS sensor modules leverages the robust and mature manufacturing processes already used for the production of micromachined accelerometers and gyroscopes.

The various sensing elements are manufactured using specialized micromachining processes, while the IC interfaces are developed using CMOS technology that allows the design of a dedicated circuit which is trimmed to better match the characteristics of the sensing element.

The LSM6DS3 has a full-scale acceleration range of $\pm 2/\pm 4/\pm 8/\pm 16$ g and an angular rate range of $\pm 125/\pm 245/\pm 500/\pm 1000/\pm 2000$ dps.

High robustness to mechanical shock makes the LSM6DS3 the preferred choice of system designers for the creation and manufacturing of reliable products.

The LSM6DS3 is available in a plastic land grid array (LGA) package.

Table 1. Device summary

| Part number | Temperature range [°C] | Package | Packing |
|-------------|------------------------|---------------------|----------------|
| LSM6DS3 | -40 to +85 | LGA-14L | Tray |
| LSM6DS3TR | -40 to +85 | (2.5 x 3 x 0.83 mm) | Tape & Reel |

Contents LSM6DS3

Contents

| 1 | Ove | riew | 5 |
|---|-------|---|----|
| 2 | Emb | dded low-power features1 | 6 |
| | 2.1 | Tilt detection | 16 |
| 3 | Pin (| escription1 | 7 |
| 4 | Mod | le specifications | 9 |
| | 4.1 | Mechanical characteristics | 19 |
| | 4.2 | Electrical characteristics | 21 |
| | 4.3 | Temperature sensor characteristics | 22 |
| | 4.4 | Communication interface characteristics | 23 |
| | | 4.4.1 SPI - serial peripheral interface | 23 |
| | | 4.4.2 I ² C - inter-IC control interface | 24 |
| | 4.5 | Absolute maximum ratings | 25 |
| | 4.6 | Terminology | 26 |
| | | 4.6.1 Sensitivity | 26 |
| | | 4.6.2 Zero-g and zero-rate level | 26 |
| 5 | Fun | ionality | 27 |
| | 5.1 | Operating modes | 27 |
| | 5.2 | Gyroscope power modes | 27 |
| | 5.3 | Accelerometer power modes | 27 |
| | 5.4 | FIFO 2 | 27 |
| | | 5.4.1 Bypass mode | 28 |
| | | 5.4.2 FIFO mode | 28 |
| | | 5.4.3 Continuous mode | 29 |
| | | 5.4.4 Continuous-to-FIFO mode | 29 |
| | | 5.4.5 Bypass-to-Continuous mode | 29 |
| | | 5.4.6 FIFO reading procedure | 29 |
| | | 5.4.7 Filter block diagrams | 30 |
| 6 | Digi | l interfaces | 32 |



LSM6DS3 Contents

| | 6.1 | I ² C serial interface | 2 |
|---|-------|--|----|
| | | 6.1.1 I ² C operation | 3 |
| | 6.2 | SPI bus interface | 4 |
| | | 6.2.1 SPI read | 5 |
| | | 6.2.2 SPI write | |
| | | 6.2.3 SPI read in 3-wire mode | 7 |
| 7 | Appli | ication hints | 8 |
| | 7.1 | LSM6DS3 electrical connections in Mode 1 | 8 |
| | 7.2 | LSM6DS3 electrical connections in Mode 2 | 9 |
| | 7.3 | LSM6DS3 electrical connections in Mode 3 | 0 |
| _ | | | _ |
| 8 | Regis | ster mapping | 1 |
| 9 | Regis | ster description4 | 5 |
| | 9.1 | FUNC_CFG_ACCESS (01h) | 5 |
| | 9.2 | SENSOR_SYNC_TIME_FRAME (04h) 48 | 5 |
| | 9.3 | FIFO_CTRL1 (06h) 48 | 5 |
| | 9.4 | FIFO_CTRL2 (07h) 46 | ဝိ |
| | 9.5 | FIFO_CTRL3 (08h) 46 | ဝ |
| | 9.6 | FIFO_CTRL4 (09h) 47 | 7 |
| | 9.7 | FIFO_CTRL5 (0Ah) | 8 |
| | 9.8 | ORIENT_CFG_G (0Bh) | 9 |
| | 9.9 | INT1_CTRL (0Dh) 50 | 0 |
| | 9.10 | INT2_CTRL (0Eh) | 1 |
| | 9.11 | WHO_AM_I (0Fh) | 1 |
| | 9.12 | CTRL1_XL (10h) | 1 |
| | 9.13 | CTRL2_G (11h) | 3 |
| | 9.14 | CTRL3_C (12h) | 4 |
| | 9.15 | CTRL4_C (13h) | 5 |
| | 9.16 | CTRL5_C (14h) | 5 |
| | 9.17 | CTRL6_C (15h) | 7 |
| | 9.18 | CTRL7_G (16h) | 7 |
| | 9.19 | CTRL8_XL (17h) | 8 |
| | | | |

Contents LSM6DS3

| 9.20 | CTRL9_XL (18h) | 59 |
|------|---------------------------------|----|
| 9.21 | CTRL10_C (19h) | 59 |
| 9.22 | MASTER_CONFIG (1Ah) | 60 |
| 9.23 | WAKE_UP_SRC (1Bh) | 60 |
| 9.24 | TAP_SRC (1Ch) | 61 |
| 9.25 | D6D_SRC (1Dh) | 62 |
| 9.26 | STATUS_REG (1Eh) | 62 |
| 9.27 | OUT_TEMP_L (20h), OUT_TEMP(21h) | 63 |
| 9.28 | OUTX_L_G (22h) | 63 |
| 9.29 | OUTX_H_G (23h) | 63 |
| 9.30 | OUTY_L_G (24h) | 63 |
| 9.31 | OUTY_H_G (25h) | 64 |
| 9.32 | OUTZ_L_G (26h) | 64 |
| 9.33 | OUTZ_H_G (27h) | 64 |
| 9.34 | OUTX_L_XL (28h) | 64 |
| 9.35 | OUTX_H_XL (29h) | 65 |
| 9.36 | OUTY_L_XL (2Ah) | 65 |
| 9.37 | OUTY_H_XL (2Bh) | 65 |
| 9.38 | OUTZ_L_XL (2Ch) | 65 |
| 9.39 | OUTZ_H_XL (2Dh) | 66 |
| 9.40 | SENSORHUB1_REG (2Eh) | 66 |
| 9.41 | SENSORHUB2_REG (2Fh) | 66 |
| 9.42 | SENSORHUB3_REG (30h) | 66 |
| 9.43 | SENSORHUB4_REG (31h) | 67 |
| 9.44 | SENSORHUB5_REG (32h) | 67 |
| 9.45 | SENSORHUB6_REG (33h) | 67 |
| 9.46 | SENSORHUB7_REG (34h) | 67 |
| 9.47 | SENSORHUB8_REG(35h) | 68 |
| 9.48 | SENSORHUB9_REG (36h) | 68 |
| 9.49 | SENSORHUB10_REG (37h) | 68 |
| 9.50 | SENSORHUB11_REG (38h) | 68 |
| 9.51 | SENSORHUB12_REG(39h) | 69 |
| 9.52 | FIFO STATUS1 (3Ah) | 69 |

| 9.53 | FIFO_STATUS2 (3Bh) 69 |
|------|---------------------------|
| 9.54 | FIFO_STATUS3 (3Ch) |
| 9.55 | FIFO_STATUS4 (3Dh) |
| 9.56 | FIFO_DATA_OUT_L (3Eh) |
| 9.57 | FIFO_DATA_OUT_H (3Fh) |
| 9.58 | TIMESTAMP0_REG (40h) |
| 9.59 | TIMESTAMP1_REG (41h) |
| 9.60 | TIMESTAMP2_REG (42h) |
| 9.61 | STEP_TIMESTAMP_L (49h) 72 |
| 9.62 | STEP_TIMESTAMP_H (4Ah) |
| 9.63 | STEP_COUNTER_L (4Bh) |
| 9.64 | STEP_COUNTER_H (4Ch) |
| 9.65 | SENSORHUB13_REG (4Dh) |
| 9.66 | SENSORHUB14_REG (4Eh) |
| 9.67 | SENSORHUB15_REG (4Fh) |
| 9.68 | SENSORHUB16_REG (50h) |
| 9.69 | SENSORHUB17_REG (51h) |
| 9.70 | SENSORHUB18_REG (52h) |
| 9.71 | FUNC_SRC (53h) |
| 9.72 | TAP_CFG (58h) |
| 9.73 | TAP_THS_6D (59h) |
| 9.74 | INT_DUR2 (5Ah) |
| 9.75 | WAKE_UP_THS (5Bh) |
| 9.76 | WAKE_UP_DUR (5Ch) |
| 9.77 | FREE_FALL (5Dh) |
| 9.78 | MD1_CFG (5Eh) |
| 9.79 | MD2_CFG (5Fh) |
| 9.80 | OUT_MAG_RAW_X_L (66h) |
| 9.81 | OUT_MAG_RAW_X_H (67h) |
| 9.82 | OUT_MAG_RAW_Y_L (68h) 80 |
| 9.83 | OUT_MAG_RAW_Y_H (69h) |
| 9.84 | OUT_MAG_RAW_Z_L (6Ah) |
| 9.85 | OUT_MAG_RAW_Z_H (6Bh) |

Contents LSM6DS3

| 10 | Embe | edded functions register mapping | 1 |
|----|-------|--|---|
| 11 | Embe | edded functions registers description8 | 3 |
| | 11.1 | SLV0_ADD (02h) 83 | 3 |
| | 11.2 | SLV0_SUBADD (03h) 83 | 3 |
| | 11.3 | SLAVE0_CONFIG (04h) | 3 |
| | 11.4 | SLV1_ADD (05h) | 4 |
| | 11.5 | SLV1_SUBADD (06h) 84 | 4 |
| | 11.6 | SLAVE1_CONFIG (07h) | 5 |
| | 11.7 | SLV2_ADD (08h) | 5 |
| | 11.8 | SLV2_SUBADD (09h) | 5 |
| | 11.9 | SLAVE2_CONFIG (0Ah) | 6 |
| | 11.10 | SLV3_ADD (0Bh) | 6 |
| | 11.11 | SLV3_SUBADD (0Ch) | |
| | 11.12 | SLAVE3_CONFIG (0Dh) 8 | 7 |
| | 11.13 | DATAWRITE_SRC_MODE_SUB_SLV0 (0Eh) 8 | 7 |
| | 11.14 | PEDO_THS_REG (0Fh) | 8 |
| | 11.15 | SM_THS (13h) | 8 |
| | 11.16 | PEDO_DEB_REG (14h) | 9 |
| | 11.17 | STEP_COUNT_DELTA (15h) | 0 |
| | 11.18 | MAG_SI_XX (24h) | |
| | 11.19 | MAG_SI_XY (25h) | 0 |
| | 11.20 | MAG_SI_XZ (26h) | 0 |
| | 11.21 | MAG_SI_YX (27h) | 1 |
| | 11.22 | MAG_SI_YY (28h) | 1 |
| | 11.23 | MAG_SI_YZ (29h) 9 | 1 |
| | 11.24 | MAG_SI_ZX (2Ah) | 1 |
| | 11.25 | MAG_SI_ZY (2Bh) | 2 |
| | 11.26 | MAG_SI_ZZ (2Ch) | 2 |
| | | MAG_OFFX_L (2Dh) | |
| | 11.28 | MAG_OFFX_H (2Eh) | 2 |
| | 11.29 | MAG_OFFY_L (2Fh) 99 | 3 |
| | 11.30 | MAG_OFFY_H (30h) 93 | 3 |

| LSM6DS3 | | Contents |
|---------|---------------------------------|----------|
| | 11.31 MAG_OFFZ_L (31h) | 93 |
| | 11.32 MAG_OFFZ_H (32h) | 93 |
| 12 | Soldering information | 94 |
| 13 | Package information | 95 |
| | 13.1 LGA-14 package information | 95 |
| | 13.2 LGA-14 packing information | 96 |
| 14 | Revision history | 98 |

List of tables LSM6DS3

List of tables

| Table 1. | Device summary | 1 |
|-----------|---|----|
| Table 2. | Pin description | 18 |
| Table 3. | Mechanical characteristics | 19 |
| Table 4. | Electrical characteristics | 21 |
| Table 5. | Temperature sensor characteristics | 22 |
| Table 6. | SPI slave timing values | 23 |
| Table 7. | I ² C slave timing values | 24 |
| Table 8. | Absolute maximum ratings | 25 |
| Table 9. | Serial interface pin description | 32 |
| Table 10. | I ² C terminology | 32 |
| Table 11. | SAD+Read/Write patterns | |
| Table 12. | Transfer when master is writing one byte to slave | 33 |
| Table 13. | Transfer when master is writing multiple bytes to slave | 33 |
| Table 14. | Transfer when master is receiving (reading) one byte of data from slave | 34 |
| Table 15. | Transfer when master is receiving (reading) multiple bytes of data from slave | 34 |
| Table 16. | Registers address map | 41 |
| Table 17. | FUNC_CFG_ACCESS register | 45 |
| Table 18. | FUNC_CFG_ACCESS register description | 45 |
| Table 19. | SENSOR_SYNC_TIME_FRAME register | 45 |
| Table 20. | SENSOR_SYNC_TIME_FRAME register description | 45 |
| Table 21. | FIFO_CTRL1 register | 45 |
| Table 22. | FIFO_CTRL1 register description | |
| Table 23. | FIFO_CTRL2 register | 46 |
| Table 24. | FIFO_CTRL2 register description | 46 |
| Table 25. | FIFO_CTRL3 register | 46 |
| Table 26. | FIFO_CTRL3 register description | |
| Table 27. | Gyro FIFO decimation setting | 47 |
| Table 28. | Accelerometer FIFO decimation setting | 47 |
| Table 29. | FIFO_CTRL4 register | 47 |
| Table 30. | FIFO_CTRL4 register description | 47 |
| Table 31. | Fourth FIFO data set decimation setting | 48 |
| Table 32. | Third FIFO data set decimation setting | 48 |
| Table 33. | FIFO_CTRL5 register | 48 |
| Table 34. | FIFO_CTRL5 register description | |
| Table 35. | FIFO ODR selection | |
| Table 36. | FIFO mode selection | 49 |
| Table 37. | ORIENT_CFG_G register | |
| Table 38. | ORIENT_CFG_G register description | |
| Table 39. | Settings for orientation of axes | |
| Table 40. | INT1_CTRL register | 50 |
| Table 41. | INT1_CTRL register description | |
| Table 42. | INT2_CTRL register | |
| Table 43. | INT2_CTRL register description | |
| Table 44. | WHO_AM_I register | |
| Table 45. | CTRL1_XL register | |
| Table 46. | CTRL1_XL register description | |
| Table 47. | Accelerometer ODR register setting | |
| Table 48 | RW and ODR (high-performance mode) | 52 |



LSM6DS3 List of tables

| Table 49. | CTRL2_G register | |
|------------|---|----|
| Table 50. | CTRL2_G register description | |
| Table 51. | Gyroscope ODR configuration setting | |
| Table 52. | CTRL3_C register | |
| Table 53. | CTRL3_C register description | |
| Table 54. | CTRL4_C register | |
| Table 55. | CTRL4_C register description | |
| Table 56. | CTRL5_C register | |
| Table 57. | CTRL5_C register description | |
| Table 58. | Output registers rounding pattern | |
| Table 59. | Angular rate sensor self-test mode selection | |
| Table 60. | Linear acceleration sensor self-test mode selection | |
| Table 61. | CTRL6_C register | |
| Table 62. | CTRL6_C register description | |
| Table 63. | CTRL7_G register | |
| Table 64. | CTRL7_G register description | |
| Table 65. | Gyroscope high-pass filter mode configuration | |
| Table 66. | CTRL8_XL register | |
| Table 67. | CTRL8_XL register description | |
| Table 68. | Accelerometer slope and high-pass filter selection and cutoff frequency | |
| Table 69. | Accelerometer LPF2 cutoff frequency | |
| Table 70. | CTRL9_XL register | |
| Table 71. | CTRL9_XL register description | |
| Table 72. | CTRL10_C register | |
| Table 73. | CTRL10_C register description | |
| Table 74. | MASTER_CONFIG register | |
| Table 75. | MASTER_CONFIG register description | |
| Table 76. | WAKE_UP_SRC register | |
| Table 77. | WAKE_UP_SRC register description | |
| Table 78. | TAP_SRC register | |
| Table 79. | TAP_SRC register description | |
| Table 80. | D6D_SRC register | |
| Table 81. | D6D_SRC register description | |
| Table 82. | STATUS_REG register | |
| Table 83. | STATUS_REG register description. | |
| Table 84. | OUT_TEMP_L register | |
| Table 85. | OUT_TEMP_H register | |
| Table 86. | OUT_TEMP register description | |
| Table 87. | OUTX_L_G register | |
| Table 88. | OUTX_L_G register description | |
| Table 89. | OUTX_H_G register | |
| Table 90. | OUTX_H_G register description | |
| Table 91. | OUTY_L_G register | |
| Table 92. | OUTY_L_G register description | |
| Table 93. | OUTY_H_G register | |
| Table 94. | OUTY_H_G register description | |
| Table 95. | OUTZ_L_G register | |
| Table 96. | OUTZ_L_G register description | |
| Table 97. | OUTZ_H_G register | |
| Table 98. | OUTZ_H_G register description | |
| Table 99. | OUTX_L_XL register. | |
| Table 100. | OUTX_L_XL register description | 64 |



| Table 101. | OUTX_H_XL register | 65 |
|------------|--------------------------------------|----|
| Table 102. | OUTX_H_XL register description | 65 |
| Table 103. | OUTY_L_XL register | 65 |
| Table 104. | OUTY_L_XL register description | |
| Table 105. | OUTY_H_G register | |
| Table 106. | OUTY_H_G register description | |
| Table 107. | OUTZ_L_XL register | 65 |
| Table 108. | OUTZ_L_XL register description | 65 |
| Table 109. | OUTZ_H_XL register | |
| Table 110. | OUTZ_H_XL register description | |
| Table 111. | SENSORHUB1_REG register | |
| Table 112. | SENSORHUB1_REG register description | 66 |
| Table 113. | SENSORHUB2_REG register | 66 |
| Table 114. | SENSORHUB2_REG register description | 66 |
| Table 115. | SENSORHUB3_REG register | 66 |
| Table 116. | SENSORHUB3_REG register description | 66 |
| Table 117. | SENSORHUB4_REG register | 67 |
| Table 118. | SENSORHUB4_REG register description | 67 |
| Table 119. | SENSORHUB5_REG register | 67 |
| Table 120. | SENSORHUB5_REG register description | 67 |
| Table 121. | SENSORHUB6_REG register | 67 |
| Table 122. | SENSORHUB6_REG register description | 67 |
| Table 123. | SENSORHUB7_REG register | 67 |
| Table 124. | SENSORHUB7_REG register description | 67 |
| Table 125. | SENSORHUB8_REG register | |
| Table 126. | SENSORHUB8_REG register description | 68 |
| Table 127. | SENSORHUB9_REG register | |
| Table 128. | SENSORHUB9_REG register description | |
| Table 129. | SENSORHUB10_REG register | |
| Table 130. | SENSORHUB10_REG register description | |
| Table 131. | SENSORHUB11_REG register | |
| Table 132. | SENSORHUB11_REG register description | |
| Table 133. | SENSORHUB12_REG register | 69 |
| Table 134. | SENSORHUB12_REG register description | |
| Table 135. | FIFO_STATUS1 register | |
| Table 136. | FIFO_STATUS1 register description | |
| Table 137. | FIFO_STATUS2 register | |
| Table 138. | FIFO_STATUS2 register description | |
| Table 139. | FIFO_STATUS3 register | |
| Table 140. | FIFO_STATUS3 register description | |
| Table 141. | FIFO_STATUS4 register | |
| Table 142. | FIFO_STATUS4 register description | |
| Table 143. | FIFO_DATA_OUT_L register | |
| Table 144. | FIFO_DATA_OUT_L register description | |
| Table 145. | FIFO_DATA_OUT_H register | |
| Table 146. | FIFO_DATA_OUT_H register description | |
| Table 147. | TIMESTAMP0_REG register | |
| Table 148. | TIMESTAMP0_REG register description | |
| Table 149. | TIMESTAMP1_REG register | |
| Table 150. | TIMESTAMP1_REG register description | |
| Table 151. | TIMESTAMP2_REG register | |
| Table 152. | TIMESTAMP2 REG register description | 71 |



LSM6DS3 List of tables

| Table 153. | STEP_TIMESTAMP_L register | 72 |
|------------|---------------------------------------|----|
| Table 154. | STEP TIMESTAMP L register description | 72 |
| Table 155. | STEP_TIMESTAMP_H register | 72 |
| Table 156. | STEP_TIMESTAMP_H register description | |
| Table 157. | STEP COUNTER L register | |
| Table 158. | STEP COUNTER L register description | 72 |
| Table 159. | STEP_COUNTER_H register | 72 |
| Table 160. | STEP_COUNTER_H register description | |
| Table 161. | SENSORHUB13_REG register | |
| Table 162. | SENSORHUB13_REG register description | |
| Table 163. | SENSORHUB14_REG register | 73 |
| Table 164. | SENSORHUB14_REG register description | 73 |
| Table 165. | SENSORHUB15_REG register | 73 |
| Table 166. | SENSORHUB15_REG register description | |
| Table 167. | SENSORHUB16_REG register | |
| Table 168. | SENSORHUB16_REG register description | |
| Table 169. | SENSORHUB17_REG register | |
| Table 170. | SENSORHUB17 REG register description | |
| Table 171. | SENSORHUB18_REG register | |
| Table 172. | SENSORHUB18_REG register description | |
| Table 173. | FUNC_SRC register | |
| Table 174. | FUNC SRC register description | |
| Table 175. | TAP_CFG register | |
| Table 176. | TAP CFG register description | |
| Table 177. | TAP_THS_6D register | |
| Table 178. | TAP_THS_6D register description | |
| Table 179. | Threshold for D4D/D6D function | |
| Table 180. | INT DUR2 register | |
| Table 181. | INT_DUR2 register description | |
| Table 182. | WAKE_UP_THS register | |
| Table 183. | WAKE_UP_THS register description | |
| Table 184. | WAKE_UP_DUR register | |
| Table 185. | WAKE_UP_DUR register description | 77 |
| Table 186. | FREE_FALL register | |
| Table 187. | FREE_FALL register description | |
| Table 188. | Threshold for free-fall function | |
| Table 189. | MD1 CFG register | 78 |
| Table 190. | MD1_CFG register description | 78 |
| Table 191. | MD2_CFG register | |
| Table 192. | MD2_CFG register description | 79 |
| Table 193. | OUT_MAG_RAW_X_L register | 79 |
| Table 194. | OUT_MAG_RAW_X_L register description | 79 |
| Table 195. | OUT_MAG_RAW_X_H register | 79 |
| Table 196. | OUT_MAG_RAW_X_H register description | 80 |
| Table 197. | OUT_MAG_RAW_Y_L register | |
| Table 198. | OUT_MAG_RAW_Y_L register description | |
| Table 199. | OUT_MAG_RAW_Y_H register | |
| Table 200. | OUT_MAG_RAW_Y_H register description | 80 |
| Table 201. | OUT_MAG_RAW_Z_L register | |
| Table 202. | OUT_MAG_RAW_Z_L register description | 80 |
| Table 203. | OUT_MAG_RAW_Z_H register | |
| Table 204. | OUT_MAG_RAW_Z_H register description | 80 |
| | | |



| Table 205. | Registers address map - embedded functions | |
|--|--|--|
| Table 206. | SLV0_ADD register | |
| Table 207. | SLV0_ADD register description | |
| Table 208. | SLV0_SUBADD register | |
| Table 209. | SLV0_SUBADD register description | |
| Table 210. | SLAVE0_CONFIG register | . 83 |
| Table 211. | SLAVE0_CONFIG register description | . 84 |
| Table 212. | SLV1_ADD register | . 84 |
| Table 213. | SLV1_ADD register description | . 84 |
| Table 214. | SLV1_SUBADD register | . 84 |
| Table 215. | SLV1_SUBADD register description | . 84 |
| Table 216. | SLAVE1_CONFIG register | . 85 |
| Table 217. | SLAVE1_CONFIG register description | . 85 |
| Table 218. | SLV2_ADD register | . 85 |
| Table 219. | SLV2_ADD register description | . 85 |
| Table 220. | SLV2_SUBADD register | . 85 |
| Table 221. | SLV2_SUBADD register description | |
| Table 222. | SLAVE2_CONFIG register | |
| Table 223. | SLAVE2 CONFIG register description | |
| Table 224. | SLV3_ADD register | . 86 |
| Table 225. | SLV3 ADD register description | |
| Table 226. | SLV3_SUBADD register | |
| Table 227. | SLV3_SUBADD register description | |
| Table 228. | SLAVE3_CONFIG register | |
| Table 229. | SLAVE3_CONFIG register description | |
| Table 230. | DATAWRITE_SRC_MODE_SUB_SLV0 register | |
| | | |
| | | . 87 |
| Table 231. | DATAWRITE_SRC_MODE_SUB_SLV0 register description | |
| | DATAWRITE_SRC_MODE_SUB_SLV0 register description PEDO_THS_REG register default values | . 88 |
| Table 231. Table 232. | DATAWRITE_SRC_MODE_SUB_SLV0 register description | . 88 . 88 |
| Table 231. Table 232. Table 233. | DATAWRITE_SRC_MODE_SUB_SLV0 register description PEDO_THS_REG register default values PEDO_THS_REG register description SM_THS register | . 88 . 88 . 88 |
| Table 231. Table 232. Table 233. Table 234. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description. SM_THS register. SM_THS register description. | . 88 . 88 . 88 . 88 |
| Table 231. Table 232. Table 233. Table 234. Table 235. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description. SM_THS register | . 88 . 88 . 88 . 88 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 236. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description. SM_THS register | . 88 . 88 . 88 . 88 . 89 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 236. Table 237. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description. SM_THS register. SM_THS register description. PEDO_DEB_REG register default values. PEDO_DEB_REG register description. STEP_COUNT_DELTA register. | . 88 . 88 . 88 . 89 . 89 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 236. Table 237. Table 238. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description. SM_THS register. SM_THS register description. PEDO_DEB_REG register default values. PEDO_DEB_REG register description. STEP_COUNT_DELTA register. STEP_COUNT_DELTA register description. | . 88 . 88 . 88 . 89 . 89 . 90 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 236. Table 237. Table 238. Table 239. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description. SM_THS register. SM_THS register description. PEDO_DEB_REG register default values. PEDO_DEB_REG register description. STEP_COUNT_DELTA register. STEP_COUNT_DELTA register description. MAG_SI_XX register. | . 88 . 88 . 88 . 89 . 89 . 90 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 236. Table 237. Table 238. Table 239. Table 240. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description. SM_THS register. SM_THS register description. PEDO_DEB_REG register default values. PEDO_DEB_REG register description. STEP_COUNT_DELTA register. STEP_COUNT_DELTA register description. MAG_SI_XX register. MAG_SI_XX register description. | . 88 . 88 . 88 . 89 . 89 . 90 . 90 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 236. Table 237. Table 238. Table 239. Table 240. Table 241. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description. SM_THS register . SM_THS register description. PEDO_DEB_REG register default values. PEDO_DEB_REG register description. STEP_COUNT_DELTA register. STEP_COUNT_DELTA register description. MAG_SI_XX register. MAG_SI_XX register description. MAG_SI_XX register. | . 88 . 88 . 89 . 89 . 90 . 90 . 90 |
| Table 231. Table 232. Table 233. Table 234. Table 236. Table 237. Table 238. Table 239. Table 240. Table 241. Table 242. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description SM_THS register . SM_THS register description PEDO_DEB_REG register default values PEDO_DEB_REG register description. STEP_COUNT_DELTA register . STEP_COUNT_DELTA register description. MAG_SI_XX register. MAG_SI_XX register description MAG_SI_XY register. MAG_SI_XY register. MAG_SI_XY register description | . 88 . 88 . 88 . 89 . 90 . 90 . 90 . 90 |
| Table 231. Table 232. Table 233. Table 234. Table 236. Table 237. Table 238. Table 239. Table 240. Table 241. Table 242. Table 243. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description. SM_THS register. SM_THS register description. PEDO_DEB_REG register default values. PEDO_DEB_REG register description. STEP_COUNT_DELTA register. STEP_COUNT_DELTA register description. MAG_SI_XX register. MAG_SI_XX register description. MAG_SI_XY register. MAG_SI_XY register. MAG_SI_XY register description. MAG_SI_XZ register. | . 88 . 88 . 88 . 89 . 90 . 90 . 90 . 90 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 237. Table 238. Table 239. Table 240. Table 241. Table 242. Table 243. Table 244. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description. SM_THS register. SM_THS register description. PEDO_DEB_REG register default values. PEDO_DEB_REG register description. STEP_COUNT_DELTA register. STEP_COUNT_DELTA register description. MAG_SI_XX register. MAG_SI_XX register description. MAG_SI_XY register description. MAG_SI_XY register description. MAG_SI_XY register description. MAG_SI_XZ register. MAG_SI_XZ register. MAG_SI_XZ register description. | . 88 . 88 . 88 . 89 . 90 . 90 . 90 . 90 . 90 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 236. Table 238. Table 239. Table 240. Table 241. Table 242. Table 243. Table 244. Table 245. | DATAWRITE_SRC_MODE_SUB_SLV0 register description PEDO_THS_REG register default values. PEDO_THS_REG register description SM_THS register SM_THS register description PEDO_DEB_REG register default values PEDO_DEB_REG register description STEP_COUNT_DELTA register STEP_COUNT_DELTA register description. MAG_SI_XX register. MAG_SI_XX register description MAG_SI_XY register description MAG_SI_XY register description MAG_SI_XZ register. MAG_SI_XZ register. MAG_SI_XZ register description | . 88 . 88 . 88 . 89 . 90 . 90 . 90 . 90 . 90 . 90 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 236. Table 237. Table 238. Table 239. Table 240. Table 241. Table 242. Table 243. Table 244. Table 245. Table 246. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description SM_THS register description PEDO_DEB_REG register default values PEDO_DEB_REG register description STEP_COUNT_DELTA register STEP_COUNT_DELTA register description. MAG_SI_XX register. MAG_SI_XX register description MAG_SI_XY register description MAG_SI_XY register description MAG_SI_XY register description MAG_SI_XZ register description MAG_SI_YX register description MAG_SI_YX register description MAG_SI_YX register description MAG_SI_YX register description | . 88 . 88 . 88 . 89 . 90 . 90 . 90 . 90 . 90 . 91 . 91 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 236. Table 237. Table 239. Table 240. Table 241. Table 242. Table 243. Table 244. Table 245. Table 246. Table 247. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description SM_THS register SM_THS register description PEDO_DEB_REG register default values PEDO_DEB_REG register description STEP_COUNT_DELTA register STEP_COUNT_DELTA register description. MAG_SI_XX register. MAG_SI_XX register. MAG_SI_XX register description MAG_SI_XY register description MAG_SI_XY register description MAG_SI_XZ register description MAG_SI_XZ register description MAG_SI_XZ register description MAG_SI_XZ register description MAG_SI_YX register description MAG_SI_YX register description MAG_SI_YX register. MAG_SI_YX register description MAG_SI_YX register description MAG_SI_YX register description MAG_SI_YX register description MAG_SI_YY register. | . 88 . 88 . 88 . 89 . 90 . 90 . 90 . 90 . 91 . 91 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 236. Table 237. Table 239. Table 240. Table 241. Table 242. Table 243. Table 244. Table 245. Table 246. Table 247. Table 248. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description SM_THS register SM_THS register description PEDO_DEB_REG register default values PEDO_DEB_REG register description STEP_COUNT_DELTA register. STEP_COUNT_DELTA register description. MAG_SI_XX register. MAG_SI_XX register description MAG_SI_XY register description MAG_SI_XY register description MAG_SI_XY register description MAG_SI_XZ register description MAG_SI_XZ register description MAG_SI_XZ register description MAG_SI_YX register description MAG_SI_YY register. MAG_SI_YY register description | . 88 . 88 . 88 . 89 . 90 . 90 . 90 . 90 . 90 . 91 . 91 . 91 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 237. Table 238. Table 239. Table 240. Table 241. Table 242. Table 243. Table 244. Table 245. Table 246. Table 247. Table 248. Table 249. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description SM_THS register SM_THS register description PEDO_DEB_REG register default values PEDO_DEB_REG register description STEP_COUNT_DELTA register. STEP_COUNT_DELTA register description. MAG_SI_XX register. MAG_SI_XX register description MAG_SI_XY register description MAG_SI_XY register description MAG_SI_XZ register description MAG_SI_XZ register description MAG_SI_XZ register description MAG_SI_YX register description MAG_SI_YY register description | . 88 . 88 . 88 . 89 . 90 . 90 . 90 . 90 . 91 . 91 . 91 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 236. Table 238. Table 239. Table 240. Table 241. Table 242. Table 243. Table 244. Table 245. Table 246. Table 247. Table 248. Table 249. Table 250. Table 251. | DATAWRITE_SRC_MODE_SUB_SLV0 register description PEDO_THS_REG register default values. PEDO_THS_REG register description SM_THS register SM_THS register description PEDO_DEB_REG register default values PEDO_DEB_REG register description STEP_COUNT_DELTA register STEP_COUNT_DELTA register description MAG_SI_XX register. MAG_SI_XX register description MAG_SI_XX register description MAG_SI_XY register description MAG_SI_XY register description MAG_SI_XZ register description MAG_SI_XZ register description MAG_SI_YX register description MAG_SI_YX register description MAG_SI_YX register description MAG_SI_YY register description MAG_SI_YZ register description MAG_SI_YZ register description | . 888 . 888 . 889 . 990 . 900 . 900 . 900 . 91 . 91 . 91 . 91 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 236. Table 237. Table 238. Table 240. Table 241. Table 242. Table 243. Table 244. Table 245. Table 246. Table 247. Table 248. Table 249. Table 250. Table 251. Table 252. | DATAWRITE_SRC_MODE_SUB_SLV0 register description PEDO_THS_REG register default values. PEDO_THS_REG register description SM_THS register SM_THS register description PEDO_DEB_REG register default values PEDO_DEB_REG register description STEP_COUNT_DELTA register STEP_COUNT_DELTA register description MAG_SI_XX register. MAG_SI_XX register description MAG_SI_XY register description MAG_SI_XY register description MAG_SI_XY register description MAG_SI_XZ register description MAG_SI_XZ register description MAG_SI_YX register description MAG_SI_YX register description MAG_SI_YY register description MAG_SI_YY register description MAG_SI_YY register description MAG_SI_YY register description MAG_SI_YZ register description MAG_SI_ZX register description | . 88 . 88 . 88 . 89 . 90 . 90 . 90 . 90 . 90 . 91 . 91 . 91 . 91 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 236. Table 237. Table 239. Table 240. Table 241. Table 242. Table 244. Table 245. Table 246. Table 247. Table 248. Table 249. Table 250. Table 251. Table 252. Table 253. | DATAWRITE_SRC_MODE_SUB_SLV0 register description. PEDO_THS_REG register default values. PEDO_THS_REG register description SM_THS register SM_THS register description PEDO_DEB_REG register default values PEDO_DEB_REG register description STEP_COUNT_DELTA register STEP_COUNT_DELTA register description. MAG_SI_XX register description MAG_SI_XX register description MAG_SI_XY register description MAG_SI_XY register description MAG_SI_XZ register description MAG_SI_XZ register description MAG_SI_XZ register description MAG_SI_YX register description MAG_SI_YX register description MAG_SI_YY register description MAG_SI_YY register description MAG_SI_YY register description MAG_SI_YY register description MAG_SI_YZ register description MAG_SI_ZX register description MAG_SI_ZX register description | . 88 . 88 . 88 . 89 . 90 . 90 . 90 . 90 . 90 . 91 . 91 . 91 . 91 |
| Table 231. Table 232. Table 233. Table 234. Table 235. Table 236. Table 237. Table 238. Table 240. Table 241. Table 242. Table 243. Table 244. Table 245. Table 246. Table 247. Table 248. Table 249. Table 250. Table 251. Table 252. | DATAWRITE_SRC_MODE_SUB_SLV0 register description PEDO_THS_REG register default values. PEDO_THS_REG register description SM_THS register SM_THS register description PEDO_DEB_REG register default values PEDO_DEB_REG register description STEP_COUNT_DELTA register STEP_COUNT_DELTA register description MAG_SI_XX register. MAG_SI_XX register description MAG_SI_XY register description MAG_SI_XY register description MAG_SI_XY register description MAG_SI_XZ register description MAG_SI_XZ register description MAG_SI_YX register description MAG_SI_YX register description MAG_SI_YY register description MAG_SI_YY register description MAG_SI_YY register description MAG_SI_YY register description MAG_SI_YZ register description MAG_SI_ZX register description | . 88 . 88 . 88 . 89 . 90 . 90 . 90 . 90 . 90 . 91 . 91 . 91 . 91 . 91 |

LSM6DS3 List of tables

| Table 257. | MAG_SI_ZZ register description | 92 |
|------------|--|----|
| Table 258. | MAG_OFFX_L register | |
| Table 259. | MAG_OFFX_L register description | 92 |
| Table 260. | MAG_OFFX_H register | 92 |
| Table 261. | MAG_OFFX_L register description | 92 |
| Table 262. | MAG_OFFY_L register | 93 |
| Table 263. | MAG_OFFY_L register description | 93 |
| Table 264. | MAG_OFFY_H register | 93 |
| Table 265. | MAG_OFFY_L register description | 93 |
| Table 266. | MAG_OFFZ_L register | 93 |
| Table 267. | MAG_OFFZ_L register description | 93 |
| Table 268. | MAG_OFFZ_H register | 93 |
| Table 269. | MAG_OFFX_L register description | 93 |
| Table 270. | Reel dimensions for carrier tape of LGA-14 package | 97 |
| Table 271. | Document revision history | 98 |



List of figures LSM6DS3

List of figures

| Figure 1. | Pin connections | . 17 |
|------------|--|------|
| Figure 2. | SPI slave timing diagram | . 23 |
| Figure 3. | I ² C slave timing diagram | . 24 |
| Figure 4. | Accelerometer chain | . 30 |
| Figure 5. | Accelerometer composite filter | . 30 |
| Figure 6. | Gyroscope chain | . 31 |
| Figure 7. | Read and write protocol | . 34 |
| Figure 8. | SPI read protocol | . 35 |
| Figure 9. | Multiple byte SPI read protocol (2-byte example) | . 36 |
| Figure 10. | SPI write protocol | . 36 |
| Figure 11. | Multiple byte SPI write protocol (2-byte example) | . 36 |
| Figure 12. | SPI read protocol in 3-wire mode | |
| Figure 13. | LSM6DS3 electrical connections in Mode 1 | |
| Figure 14. | LSM6DS3 electrical connections in Mode 2 | . 39 |
| Figure 15. | LSM6DS3 electrical connections in Mode 3 | . 40 |
| Figure 16. | LGA-14 2.5x3x0.86 mm 14L package outline and mechanical data | . 95 |
| Figure 17. | Carrier tape information for LGA-14 package | |
| Figure 18. | LGA-14 package orientation in carrier tape | . 96 |
| Figure 10 | Real information for carrier tane of LGA-14 nackage | 97 |



LSM6DS3 Overview

1 Overview

The LSM6DS3 is a system-in-package featuring a high-performance 3-axis digital accelerometer and 3-axis digital gyroscope.

The integrated power-efficient modes are able to reduce the power consumption down to 1.25 mA in high-performance mode, combining always-on low-power features with superior sensing precision for an optimal motion experience for the consumer thanks to ultra-low noise performance for both the gyroscope and accelerometer.

The LSM6DS3 delivers best-in-class motion sensing that can detect orientation and gestures in order to empower application developers and consumers with features and capabilities that are more sophisticated than simply orienting their devices to portrait and landscape mode.

The event-detection interrupts enable efficient and reliable motion tracking and contextual awareness, implementing hardware recognition of free-fall events, 6D orientation, tap and double-tap sensing, activity or inactivity, and wakeup events.

The LSM6DS3 supports main OS requirements, offering real, virtual and batch mode sensors. In addition, the LSM6DS3 can efficiently run the sensor-related features specified in Android, saving power and enabling faster reaction time. In particular, the LSM6DS3 has been designed to implement hardware features such as significant motion, tilt, pedometer functions, time stamping and to support the data acquisition of an external magnetometer with ironing correction (hard, soft).

The LSM6DS3 offers hardware flexibility to connect the pins with different mode connections to external sensors to expand functionalities such as adding a sensor hub, auxiliary SPI, etc.

Up to 8 kbyte of FIFO with dynamic allocation of significant data (i.e. external sensors, time stamp, etc.) allows overall power saving of the system.

Like the entire portfolio of MEMS sensor modules, the LSM6DS3 leverages on the robust and mature in-house manufacturing processes already used for the production of micromachined accelerometers and gyroscopes. The various sensing elements are manufactured using specialized micromachining processes, while the IC interfaces are developed using CMOS technology that allows the design of a dedicated circuit which is trimmed to better match the characteristics of the sensing element.

The LSM6DS3 is available in a small plastic land grid array (LGA) package of 2.5 x 3.0 x 0.83 mm to address ultra-compact solutions.

Embedded low-power features 2

The LSM6DS3 has been designed to be fully compliant with Android, featuring the following on-chip functions:

- · 8 kbyte data buffering
 - 100% efficiency with flexible configurations and partitioning
 - possibility to store time stamp
- Event-detection interrupts (fully configurable):
 - free-fall
 - wakeup
 - 6D orientation
 - tap and double-tap sensing
 - activity / inactivity recognition
- Specific IP blocks with negligible power consumption and high-performance:
 - pedometer functions: step detector and step counters
 - tilt (Android compliant, refer to Section 2.1: Tilt detection for additional info
 - significant motion (Android compliant)
- Sensor hub
 - up to 6 total sensors: 2 internal (accelerometer and gyroscope) and 4 external sensors
- Data rate synchronization with external trigger for reduced sensor access and enhanced

2.1 Tilt detection

The tilt function helps to detect activity change and has been implemented in hardware using only the accelerometer to achieve both the targets of ultra-low power consumption and robustness during the short duration of dynamic accelerations.

It is based on a trigger of an event each time the device's tilt changes by an angle greater than 35 degrees from the start position.

The tilt function can be used with different scenarios, for example:

- Trigger when phone is in a front pants pocket and the user goes from sitting to standing or standing to sitting;
- Doesn't trigger when phone is in a front pants pocket and the user is walking, b) running or going upstairs.


DocID026899 Rev 7 16/99



LSM6DS3 Pin description

3 Pin description

Figure 1. Pin connections



LSM6DS3 offers the flexibility to connect the pins in order to have three different mode connections and functionalities. In detail:

- **Mode 1**: I²C slave interface or SPI (3- and 4-wire) serial interface is available;
- **Mode 2**: I²C slave interface or SPI (3- and 4-wire) serial interface and I²C interface master for external sensors connections are available;
- **Mode 3**: I²C slave interface and auxiliary SPI (3-wire) serial interface for external sensor connection (i.e. EIS application) are available.

In the following table each mode is described for the pin connection and function.

Pin description LSM6DS3

Table 2. Pin description

| Pin# | Name | Mode 1 function | Mode 2 function | Mode 3 function |
|------|----------------------|--|---|---|
| 1 | SDO/SA0 | SPI 4-wire interface serial data output (SDO) I ² C least significant bit of the device address (SA0) | SPI 4-wire interface serial data output (SDO) I ² C least significant bit of the device address (SA0) | I ² C least significant bit of the device address (SA0) |
| 2 | SDx | Connect to VDDIO or GND | I ² C serial data master (MSDA) | Auxiliary SPI 3-wire interface serial data input (SDI) and serial data output (SDO) |
| 3 | SCx | Connect to VDDIO or GND | I ² C serial clock master (MSCL) | Auxiliary SPI 3-wire interface serial port clock (SPC) |
| 4 | INT1 | | Programmable interrupt 1 | |
| 5 | VDDIO ⁽¹⁾ | | Power supply for I/O pins | |
| 6 | GND | | 0 V supply | |
| 7 | GND | | 0 V supply | |
| 8 | VDD ⁽²⁾ | | Power supply | |
| 9 | INT2 | Programmable interrupt 2 (INT2)/ Data enable (DEN) | Programmable interrupt 2 (INT2)/ Data enable (DEN)/ I ² C master external synchronization signal (MDRDY) | Programmable interrupt 2 (INT2)/ Data enable (DEN) |
| 10 | ocs | Leave unconnected | Leave unconnected | Auxiliary SPI 3-wire interface enable |
| 11 | NC | | Leave unconnected | |
| 12 | CS | I ² C/SPI mode selection (1: SPI idle mode / I ² C communication enabled; 0: SPI communication mode / I ² C disabled) | I ² C/SPI mode selection (1: SPI idle mode / I ² C communication enabled; 0: SPI communication mode / I ² C disabled) | Leave unconnected |
| 13 | SCL | I ² C serial clock (SCL) SPI serial port clock (SPC) | I ² C serial clock (SCL) SPI serial port clock (SPC) | |
| 14 | SDA | I ² C serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO) | I ² C serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO) I ² C serial data (SDA) I ² C serial data (SDA) | |

^{1.} Recommended 100 nF filter capacitor.

^{2.} Recommended 100 nF capacitor.

4 Module specifications

4.1 Mechanical characteristics

0 Vdd = 1.8 V, T = 25 °C unless otherwise noted.

Table 3. Mechanical characteristics

| Symbol | Parameter | Test conditions | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|----------|--|---------------------------------------|------|---------------------|------|-----------------|
| | | | | ±2 | | |
| LA FS | Linear acceleration measurement | | | ±4 | | Ī " |
| LA_FS | range | | | ±8 | | - g |
| | | | | ±16 | | |
| | | | | ±125 | | |
| | A I | | | ±245 | | |
| G_FS | Angular rate measurement range | | | ±500 | | dps |
| | inicasurement range | | | ±1000 | | |
| | | | | ±2000 | | 1 |
| | | FS = ±2 | | 0.061 | | |
| 14.50 | Linear appolaration consitivity | FS = ±4 | | 0.122 | | |
| LA_So | Linear acceleration sensitivity | FS = ±8 | | 0.244 | | mg/LSB |
| | | FS = ±16 | | 0.488 | | 1 |
| | | FS = ±125 | | 4.375 | | |
| | | FS = ±245 | | 8.75 | | |
| G_So | Angular rate sensitivity | FS = ±500 | | 17.50 | | mdps/LSB |
| | | FS = ±1000 | | 35 | | |
| | | FS = ±2000 | | 70 | | |
| LA_SoDr | Linear acceleration sensitivity change vs. temperature ⁽²⁾ | from -40° to +85° delta from T=25° | | ±1 | | % |
| G_SoDr | Angular rate sensitivity change vs. temperature ⁽²⁾ | from -40° to +85° delta from T=25° | | ±1.5 | | % |
| LA_TyOff | Linear acceleration typical zero-g level offset accuracy ⁽³⁾ | | | ±40 | | m <i>g</i> |
| G_TyOff | Angular rate typical zero-rate level ⁽³⁾ | | | ±10 | | dps |
| LA_OffDr | Linear acceleration zero-g level change vs. temperature ⁽²⁾ | | | ±0.5 | | mg/°C |
| G_OffDr | Angular rate typical zero-rate level change vs. temperature ⁽²⁾ | | | ±0.05 | | dps/°C |
| Rn | Rate noise density | | | 7 | | mdps/√Hz |
| An | Acceleration noise density | FS= ±2 <i>g</i> ODR = 104 Hz | | 90 | | μ <i>g</i> /√Hz |

Table 3. Mechanical characteristics (continued)

| Symbol | Parameter | Test conditions | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|---------|---------------------------------|-----------------|------|---------------------|------|------|
| | | | | 13 | | |
| | | | | 26 | | |
| | | | | 52 | | |
| | | | | 104 | | |
| LA_ODR | Linear acceleration output data | | | 208 | | |
| LA_ODIX | rate | | | 416 | | |
| | | | | 833 | | |
| | | | | 1666 | | |
| | | | | 3332 | | |
| | | | | 6664 | | Hz |
| | | | | 13 | | |
| | | | | 26 | | |
| | | | | 52 | | |
| CODB | Angular rate output data rate | | 104 | 104 | | |
| G_ODR | Angular rate output data rate | | | 208 | | |
| | | | | 416 | | |
| | | | | 833 | | |
| | | | | 1666 | | |
| Тор | Operating temperature range | | -40 | | +85 | °C |

^{1.} Typical specifications are not guaranteed.

^{2.} Measurements are performed in a uniform temperature setup.

^{3.} Values after soldering.

4.2 Electrical characteristics

@ Vdd = 1.8 V, T = 25 °C unless otherwise noted.

Table 4. Electrical characteristics

| Symbol | Parameter | Test conditions | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|----------|--|---------------------|------|---------------------|--------------|------|
| Vdd | Supply voltage | | 1.71 | 1.8 | 3.6 | V |
| Vdd_IO | Power supply for I/O | | 1.62 | | Vdd + 0.1 | ٧ |
| IddHP | Gyroscope and accelerometer in high-performance mode | up to ODR = 1.6 kHz | | 1.25 | | mA |
| IddNM | Gyroscope and accelerometer in normal mode | ODR = 208 Hz | | 0.9 | | mA |
| IddLP | Gyroscope and accelerometer in low-power mode | ODR = 13 Hz | | 0.42 | | mA |
| LA_lddHP | Accelerometer current consumption in high-performance mode | up to ODR = 1.6 kHz | | 240 | | μA |
| LA_lddNM | Accelerometer current consumption in normal mode | ODR = 104 Hz | | 70 | | μA |
| LA_lddLM | Accelerometer current consumption in low-power mode | ODR = 13 Hz | | 24 | | μA |
| IddPD | Gyroscope and accelerometer in power down | | | 6 | | μA |
| Тор | Operating temperature range | | -40 | | +85 | °C |

^{1.} Typical specifications are not guaranteed.

For details related to the LSM6DS3 operating modes, refer to *5.2: Gyroscope power modes* and *5.3: Accelerometer power modes*.

4.3 Temperature sensor characteristics

@ Vdd = 1.8 V, T = 25 °C unless otherwise noted.

Table 5. Temperature sensor characteristics

| Symbol | Parameter | Test condition | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|-----------|---|----------------|------|---------------------|------|--------|
| TODR | Temperature refresh rate | | | 52 | | Hz |
| Toff | Temperature offset ⁽²⁾ | | -15 | | +15 | °C |
| TSen | Temperature sensitivity | | | 16 | | LSB/°C |
| TST | Temperature stabilization time ⁽³⁾ | | | | 500 | μs |
| T_ADC_res | Temperature ADC resolution | | | 12 | | bit |
| Тор | Operating temperature range | | -40 | | +85 | °C |

^{1.} Typical specifications are not guaranteed.

^{2.} The output of the temperature sensor is 0 LSB (typ.) at 25 $^{\circ}$ C.

^{3.} Time from power ON bit to valid data based on characterization data.

Communication interface characteristics 4.4

SPI - serial peripheral interface 4.4.1

Subject to general operating conditions for Vdd and Top.

Table 6. SPI slave timing values

| Compleal | Power story | Val | Value ⁽¹⁾ | | |
|----------------------|-------------------------|-----|----------------------|------|--|
| Symbol | Parameter | Min | Max | Unit | |
| t _{c(SPC)} | SPI clock cycle | 100 | | ns | |
| f _{c(SPC)} | SPI clock frequency | | 10 | MHz | |
| t _{su(CS)} | CS setup time | 5 | | | |
| t _{h(CS)} | CS hold time | 20 | | | |
| t _{su(SI)} | SDI input setup time | 5 | | | |
| t _{h(SI)} | SDI input hold time | 15 | | ns | |
| t _{v(SO)} | SDO valid output time | | 50 | | |
| t _{h(SO)} | SDO output hold time | 5 | | | |
| t _{dis(SO)} | SDO output disable time | | 50 | | |

Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production




Figure 2. SPI slave timing diagram

Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both input and output Note: ports.

4.4.2 I²C - inter-IC control interface


Subject to general operating conditions for Vdd and Top.

Table 7. I²C slave timing values

| Symbol | Parameter | I ² C Standard mode ⁽¹⁾ | | I ² C Fast | mode ⁽¹⁾ | Unit |
|-----------------------|--|---|------|-----------------------|---------------------|------|
| Symbol | Parameter | Min | Max | Min | Max | Unit |
| f _(SCL) | SCL clock frequency | 0 | 100 | 0 | 400 | kHz |
| t _{w(SCLL)} | SCL clock low time | 4.7 | | 1.3 | | |
| t _{w(SCLH)} | SCL clock high time | 4.0 | | 0.6 | | — μs |
| t _{su(SDA)} | SDA setup time | 250 | | 100 | | ns |
| t _{h(SDA)} | SDA data hold time | 0 | 3.45 | 0 | 0.9 | μs |
| t _{h(ST)} | START condition hold time | 4 | | 0.6 | | |
| t _{su(SR)} | Repeated START condition setup time | 4.7 | | 0.6 | | |
| t _{su(SP)} | STOP condition setup time | 4 | | 0.6 | | — μs |
| t _{w(SP:SR)} | Bus free time between STOP and START condition | 4.7 | | 1.3 | | |

^{1.} Data based on standard I^2C protocol requirement, not tested in production.

Figure 3. I²C slave timing diagram



Note: Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.

Absolute maximum ratings 4.5

Stresses above those listed as "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 8. Absolute maximum ratings

| Symbol | Ratings | Maximum value | Unit |
|------------------|--|--------------------|------|
| Vdd | Supply voltage | -0.3 to 4.8 | V |
| T _{STG} | Storage temperature range | -40 to +125 | °C |
| Sg | Acceleration g for 0.1 ms | 10,000 | g |
| ESD | Electrostatic discharge protection (HBM) | 2 | kV |
| Vin | Input voltage on any control pin (including CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0) | 0.3 to Vdd_IO +0.3 | V |

Note: Supply voltage on any pin should never exceed 4.8 V.



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.



4.6 Terminology

4.6.1 Sensitivity

Linear acceleration sensitivity can be determined, for example, by applying 1 g acceleration to the device. Because the sensor can measure DC accelerations, this can be done easily by pointing the selected axis towards the ground, noting the output value, rotating the sensor 180 degrees (pointing towards the sky) and noting the output value again. By doing so, $\pm 1~g$ acceleration is applied to the sensor. Subtracting the larger output value from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and over time. The sensitivity tolerance describes the range of sensitivities of a large number of sensors.

An angular rate gyroscope is device that produces a positive-going digital output for counterclockwise rotation around the axis considered. Sensitivity describes the gain of the sensor and can be determined by applying a defined angular velocity to it. This value changes very little over temperature and time.

4.6.2 Zero-g and zero-rate level

Linear acceleration zero-g level offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady state on a horizontal surface will measure 0 g on both the X-axis and Y-axis, whereas the Z-axis will measure 1 g. Ideally, the output is in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as 2's complement number). A deviation from the ideal value in this case is called zero-g offset.

Offset is to some extent a result of stress to MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Linear acceleration zero-g level change vs. temperature" in *Table 3*. The zero-g level tolerance (TyOff) describes the standard deviation of the range of zero-g levels of a group of sensors.

Zero-rate level describes the actual output signal if there is no angular rate present. The zero-rate level of precise MEMS sensors is, to some extent, a result of stress to the sensor and therefore the zero-rate level can slightly change after mounting the sensor onto a printed circuit board or after exposing it to extensive mechanical stress. This value changes very little over temperature and time.



LSM6DS3 Functionality

5 Functionality

5.1 Operating modes

The LSM6DS3 has three operating modes available:

- only accelerometer active and gyroscope in power-down
- only gyroscope active and accelerometer in power-down
- both accelerometer and gyroscope sensors active with independent ODR

The accelerometer is activated from power down by writing ODR_XL[3:0] in CTRL1_XL (10h) while the gyroscope is activated from power-down by writing ODR_G[3:0] in CTRL2_G (11h). For combo mode the ODRs are totally independent.

5.2 Gyroscope power modes

In the LSM6DS3, the gyroscope can be configured in four different operating modes: power-down, low-power, normal mode and high-performance mode. The operating mode selected depends on the value of the G_HM_MODE bit in *CTRL7_G (16h)*. If G_HM_MODE is set to '0', high-performance mode is valid for all ODRs (from 13 Hz up to 1.6 kHz).

To enable the low-power and normal mode, the G_HM_MODE bit has to be set to '1'. Low-power mode is available for lower ODR (13, 26, 52 Hz) while normal mode is available for ODRs equal to 104 and 208 Hz.

5.3 Accelerometer power modes

In the LSM6DS3, the accelerometer can be configured in four different operating modes: power-down, low-power, normal mode and high-performance mode. The operating mode selected depends on the value of the XL_HM_MODE bit in *CTRL6_C (15h)*. If XL_HM_MODE is set to '0', high-performance mode is valid for all ODRs (from 13 Hz up to 6.66 kHz).

To enable the low-power and normal mode, the XL_HM_MODE bit has to be set to '1'. Low-power mode is available for lower ODRs (13, 26, 52 Hz) while normal mode is available for ODRs equal to 104 and 208 Hz.

5.4 FIFO

The presence of a FIFO allows consistent power saving for the system since the host processor does not need continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO.

LSM6DS3 embeds 8 kbytes data FIFO to store the following data:

- gyroscope
- accelerometer
- external sensors
- step counter and time stamp
- temperature



Functionality LSM6DS3

Writing data in the FIFO can be configured to be triggered by the:

- accelerometer/gyroscope data-ready signal; in which case the ODR must be lower than or equal to both the accelerometer and gyroscope ODRs;

- sensor hub data-ready signal;
- step detection signal.

In addition, each data can be stored at a decimated data rate compared to FIFO ODR and it is configurable by the user, setting the registers *FIFO_CTRL3* (08h) and *FIFO_CTRL4* (09h). The available decimation factors are 2, 3, 4, 8, 16, 32.

Programmable FIFO threshold can be set in *FIFO_CTRL1 (06h)* and *FIFO_CTRL2 (07h)* using the FTH [11:0] bits.

To monitor the FIFO status, dedicated registers (*FIFO_STATUS1 (3Ah)*, *FIFO_STATUS2 (3Bh)*, *FIFO_STATUS3 (3Ch)*, *FIFO_STATUS4 (3Dh)*) can be read to detect FIFO overrun events, FIFO full status, FIFO empty status, FIFO threshold status and the number of unread samples stored in the FIFO. To generate dedicated interrupts on the INT1 and INT2 pads of these status events, the configuration can be set in *INT1_CTRL (0Dh)* and *INT2_CTRL (0Eh)*.

FIFO buffer can be configured according to five different modes:

- Bypass mode
- FIFO mode
- Continuous mode
- Continuous-to-FIFO mode
- Bypass-to-continuous mode

Each mode is selected by the FIFO_MODE_[2:0] in *FIFO_CTRL5 (0Ah)* register. To guarantee the correct acquisition of data during the switching into and out of FIFO mode, the first sample acquired must be discarded.

5.4.1 Bypass mode

In Bypass mode ($FIFO_CTRL5$ (OAh) ($FIFO_MODE_[2:0] = 000$), the FIFO is not operational and it remains empty.

Bypass mode is also used to reset the FIFO when in FIFO mode.

5.4.2 FIFO mode

In FIFO mode (*FIFO_CTRL5 (0Ah)* (FIFO_MODE_[2:0] = 001) data from the output channels are stored in the FIFO until it is full.

To reset FIFO content, Bypass mode should be selected by writing *FIFO_CTRL5 (0Ah)* (FIFO_MODE_[2:0]) to '000' After this reset command, it is possible to restart FIFO mode by writing *FIFO_CTRL5 (0Ah)* (FIFO_MODE_[2:0]) to '001'.

FIFO buffer memorizes up to 4096 samples of 16 bits each but the depth of the FIFO can be resized by setting the FTH [11:0] bits in *FIFO_CTRL1 (06h)* and *FIFO_CTRL2 (07h)*. If the STOP_ON_FTH bit in *CTRL4_C (13h)* is set to '1', FIFO depth is limited up to FTH [11:0] bits in *FIFO_CTRL1 (06h)* and *FIFO_CTRL2 (07h)*.

477

LSM6DS3 Functionality

5.4.3 Continuous mode

Continuous mode (*FIFO_CTRL5 (0Ah)* (FIFO_MODE_[2:0] = 110) provides a continuous FIFO update: as new data arrives, the older data is discarded.

A FIFO threshold flag *FIFO_STATUS2* (3Bh)(FTH) is asserted when the number of unread samples in FIFO is greater than or equal to *FIFO_CTRL1* (06h) and *FIFO_CTRL2* (07h)(FTH [11:0]).

It is possible to route *FIFO_STATUS2 (3Bh)* (FTH) to the INT1 pin by writing in register *INT1_CTRL (0Dh)* (INT1_FTH) = '1' or to the INT2 pin by writing in register *INT2_CTRL (0Eh)* (INT2_FTH) = '1'.

A full-flag interrupt can be enabled, *INT1_CTRL* (*0Dh*) (INT_FULL_FLAG) = '1', in order to indicate FIFO saturation and eventually read its content all at once.

If an overrun occurs, at least one of the oldest samples in FIFO has been overwritten and the OVER RUN flag in *FIFO STATUS2 (3Bh)* is asserted.

In order to empty the FIFO before it is full, it is also possible to pull from FIFO the number of unread samples available in *FIFO_STATUS1* (3Ah) and *FIFO_STATUS2* (3Bh) (DIFF_FIFO[11:0]).

5.4.4 Continuous-to-FIFO mode

In Continuous-to-FIFO mode (*FIFO_CTRL5 (0Ah)* (FIFO_MODE_[2:0] = 011), FIFO behavior changes according to the trigger event detected in one of the following interrupt registers *FUNC_SRC (53h)*, *TAP_SRC (1Ch)*, *WAKE_UP_SRC (1Bh)* and *D6D_SRC (1Dh)*.

When the selected trigger bit is equal to '1', FIFO operates in FIFO mode.

When the selected trigger bit is equal to '0', FIFO operates in Continuous mode.

5.4.5 Bypass-to-Continuous mode

In Bypass-to-Continuous mode (*FIFO_CTRL5 (0Ah)* (FIFO_MODE_[2:0] = '100'), data measurement storage inside FIFO operates in Continuous mode when selected triggers in one of the following interrupt registers *FUNC_SRC (53h)*, *TAP_SRC (1Ch)*, *WAKE_UP_SRC (1Bh)* and *D6D_SRC (1Dh)* are equal to '1', otherwise FIFO content is reset (Bypass mode).

5.4.6 FIFO reading procedure

The data stored in FIFO are accessible from dedicated registers (FIFO_DATA_OUT_L (3Eh) and FIFO_DATA_OUT_H (3Fh)) and each FIFO sample is composed of 16 bits.

All FIFO status registers (*FIFO_STATUS1* (*3Ah*), *FIFO_STATUS2* (*3Bh*), *FIFO_STATUS3* (*3Ch*), *FIFO_STATUS4* (*3Dh*)) can be read at the start of a reading operation, minimizing the intervention of the application processor.

Saving data in the FIFO buffer is organized in four FIFO data sets consisting of 6 bytes each:

The 1st FIFO data set is reserved for gyroscope data;

The 2nd FIFO data set is reserved for accelerometer data;

Functionality LSM6DS3

The 3rd FIFO data set is reserved for the external sensor data stored in the registers from *SENSORHUB1 REG (2Eh)* to *SENSORHUB6 REG (33h)*;

The 4th FIFO data set can be alternately associated to the external sensor data stored in the registers from *SENSORHUB7_REG* (34h) to *SENSORHUB12_REG*(39h), to the step counter and time stamp info, or to the temperature sensor data.

5.4.7 Filter block diagrams

Figure 4. Accelerometer chain





Figure 5. Accelerometer composite filter



47/

LSM6DS3 Functionality

Analog Anti-aliasing LP Filter

ADC

ODR_G[3:0]

Figure 6. Gyroscope chain

Digital interfaces LSM6DS3

6 Digital interfaces

The registers embedded inside the LSM6DS3 may be accessed through both the I²C and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode.

The serial interfaces are mapped onto the same pins. To select/exploit the I²C interface, the CS line must be tied high (i.e connected to Vdd_IO).

| Pin name | Pin description |
|-------------|---|
| CS | SPI enable I ² C/SPI mode selection (1: SPI idle mode / I ² C communication enabled; 0: SPI communication mode / I ² C disabled) |
| SCL/SPC | I ² C Serial Clock (SCL) SPI Serial Port Clock (SPC) |
| SDA/SDI/SDO | I ² C Serial Data (SDA) SPI Serial Data Input (SDI) 3-wire Interface Serial Data Output (SDO) |
| SDO/SA0 | SPI Serial Data Output (SDO) I ² C less significant bit of the device address |

Table 9. Serial interface pin description

6.1 I²C serial interface

The LSM6DS3 I^2C is a bus slave. The I^2C is employed to write the data to the registers, whose content can also be read back.

The relevant I²C terminology is provided in the table below.

| Term | Description |
|-------------|--|
| Transmitter | The device which sends data to the bus |
| Receiver | The device which receives data from the bus |
| Master | The device which initiates a transfer, generates clock signals and terminates a transfer |
| Slave | The device addressed by the master |

Table 10. I²C terminology

There are two signals associated with the I^2C bus: the serial clock line (SCL) and the Serial DAta line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines must be connected to Vdd_IO through external pull-up resistors. When the bus is free, both the lines are high.

The I²C interface is implemeted with fast mode (400 kHz) I²C standards as well as with the standard mode.

In order to disable the I^2C block, ($I2C_disable$) = 1 must be written in $CTRL4_C$ (13h).

57

LSM6DS3 Digital interfaces

6.1.1 I²C operation

The transaction on the bus is started through a START (ST) signal. A START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master.

The Slave ADdress (SAD) associated to the LSM6DS3 is 110101xb. The SDO/SA0 pin can be used to modify the less significant bit of the device address. If the SDO/SA0 pin is connected to the supply voltage, LSb is '1' (address 1101011b); else if the SDO/SA0 pin is connected to ground, the LSb value is '0' (address 1101010b). This solution permits to connect and address two different inertial modules to the same I²C bus.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

The I²C embedded inside the LSM6DS3 behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, an 8-bit sub-address (SUB) is transmitted. The increment of the address is configured by the *CTRL3_C* (12h) (IF_INC).

The slave address is completed with a Read/Write bit. If the bit is '1' (Read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (Write) the master will transmit to the slave with direction unchanged. *Table 11* explains how the SAD+Read/Write bit pattern is composed, listing all the possible configurations.

Table 11. SAD+Read/Write patterns

| Command SAD[6:1] | | SAD[0] = SA0 | R/W | SAD+R/W | | |
|------------------|--------|--------------|-----|----------------|--|--|
| Read | 110101 | 0 | 1 | 11010101 (D5h) | | |
| Write 110101 | | 0 | 0 | 11010100 (D4h) | | |
| Read 110101 | | 1 | 1 | 11010111 (D7h) | | |
| Write 110101 | | 1 | 0 | 11010110 (D6h) | | |

Table 12. Transfer when master is writing one byte to slave

| Master | ST | SAD + W | | SUB | | DATA | | SP |
|--------|----|---------|-----|-----|-----|------|-----|----|
| Slave | | | SAK | | SAK | | SAK | |

Table 13. Transfer when master is writing multiple bytes to slave

| Master | ST | SAD + W | | SUB | | DATA | | DATA | | SP |
|--------|----|---------|-----|-----|-----|------|-----|------|-----|----|
| Slave | | | SAK | | SAK | | SAK | | SAK | |

Digital interfaces LSM6DS3

Table 14. Transfer when master is receiving (reading) one byte of data from slave

| N | 1aster | ST | SAD + W | | SUB | | SR | SAD + R | | | NMAK | SP |
|---|--------|----|---------|-----|-----|-----|----|---------|-----|------|------|----|
| 5 | Slave | | | SAK | | SAK | | | SAK | DATA | | |

Table 15. Transfer when master is receiving (reading) multiple bytes of data from slave

| Maste | r ST | SAD+W | | SUB | | SR | SAD+R | | | MAK | | MAK | | NMAK | SP |
|-------|------|-------|-----|-----|-----|----|-------|-----|------|-----|----------|-----|------|------|----|
| Slave | | | SAK | | SAK | | | SAK | DATA | | DAT A | | DATA | | |

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the Most Significant bit (MSb) first. If a receiver can't receive another complete byte of data until it has performed some other function, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver doesn't acknowledge the slave address (i.e. it is not able to receive because it is performing some real-time function) the data line must be left HIGH by the slave. The master can then abort the transfer. A LOW to HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

In the presented communication format MAK is Master acknowledge and NMAK is No Master Acknowledge.

6.2 SPI bus interface

The LSM6DS3 SPI is a bus slave. The SPI allows writing and reading the registers of the device.

The serial interface communicates to the application using 4 wires: CS, SPC, SDI and SDO.

Figure 7. Read and write protocol

CS is the serial port enable and it is controlled by the SPI master. It goes low at the start of the transmission and goes back high at the end. **SPC** is the serial port clock and it is controlled by the SPI master. It is stopped high when **CS** is high (no transmission). **SDI** and **SDO** are, respectively, the serial port data input and output. Those lines are driven at the falling edge of **SPC** and should be captured at the rising edge of **SPC**.

34/99 DocID026899 Rev 7

LSM6DS3 Digital interfaces

Both the read register and write register commands are completed in 16 clock pulses or in multiples of 8 in case of multiple read/write bytes. Bit duration is the time between two falling edges of **SPC**. The first bit (bit 0) starts at the first falling edge of **SPC** after the falling edge of **CS** while the last bit (bit 15, bit 23, ...) starts at the last falling edge of SPC just before the rising edge of **CS**.

bit 0: $R\overline{W}$ bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) from the device is read. In latter case, the chip will drive **SDO** at the start of bit 8.

bit 1-7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DI(7:0) (write mode). This is the data that is written into the device (MSb first).

bit 8-15: data DO(7:0) (read mode). This is the data that is read from the device (MSb first).

In multiple read/write commands further blocks of 8 clock periods will be added. When the CTRL3_C (12h) (IF_INC) bit is '0', the address used to read/write data remains the same for every block. When the CTRL3_C (12h) (IF_INC) bit is '1', the address used to read/write data is increased at every block.

The function and the behavior of **SDI** and **SDO** remain unchanged.

6.2.1 SPI read

DO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0

Figure 8. SPI read protocol

The SPI Read command is performed with 16 clock pulses. A multiple byte read command is performed by adding blocks of 8 clock pulses to the previous one.

bit 0: READ bit. The value is 1.

CS SPC SDI

SDO

bit 1-7: address AD(6:0). This is the address field of the indexed register.

AD6 AD5 AD4 AD3 AD2 AD1 AD0

bit 8-15: data DO(7:0) (read mode). This is the data that will be read from the device (MSb first).


bit 16-...: data DO(...-8). Further data in multiple byte reads.

Digital interfaces LSM6DS3

Figure 9. Multiple byte SPI read protocol (2-byte example)

6.2.2 SPI write

Figure 10. SPI write protocol



The SPI Write command is performed with 16 clock pulses. A multiple byte write command is performed by adding blocks of 8 clock pulses to the previous one.


bit 0: WRITE bit. The value is 0.

bit 1 -7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DI(7:0) (write mode). This is the data that is written inside the device (MSb first).

bit 16-...: data DI(...-8). Further data in multiple byte writes.

Figure 11. Multiple byte SPI write protocol (2-byte example)




LSM6DS3 Digital interfaces

6.2.3 SPI read in 3-wire mode

A 3-wire mode is entered by setting the *CTRL3_C* (12h) (SIM) bit equal to '1' (SPI serial interface mode selection).

Figure 12. SPI read protocol in 3-wire mode



The SPI read command is performed with 16 clock pulses:

bit 0: READ bit. The value is 1.

bit 1-7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DO(7:0) (read mode). This is the data that is read from the device (MSb first).

A multiple read command is also available in 3-wire mode.

Application hints LSM6DS3

7 Application hints

7.1 LSM6DS3 electrical connections in Mode 1

SDO/SA0 NC **TOP** NC SDx **VIEW** SCx INT2 GND or VDDIO 4 8 INT1 VDD 7 GND 100 nF GND Vdd_IO C2Vdd IO 100 nF I2C configuration GND SCL SDA Pull-up to be added

Figure 13. LSM6DS3 electrical connections in Mode 1

The device core is supplied through the Vdd line. Power supply decoupling capacitors (C1, C2 = 100 nF ceramic) should be placed as near as possible to the supply pin of the device (common design practice).

The functionality of the device and the measured acceleration/angular rate data is selectable and accessible through the SPI/I²C interface.

The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the SPI/I²C interface.

38/99 DocID026899 Rev 7

LSM6DS3 Application hints

7.2 LSM6DS3 electrical connections in Mode 2

NC DO/SAO TOP NC MSDA VIEW MSCL MDRDY/INT: 4 8 VDD 7 GND GND 100 nF GND C2 Vdd_IO Vdd_IO 100 nF I2C configuration GND SCL Pull-up to be added

Figure 14. LSM6DS3 electrical connections in Mode 2

The device core is supplied through the Vdd line. Power supply decoupling capacitors (C1, C2 = 100 nF ceramic) should be placed as near as possible to the supply pin of the device (common design practice).

The functionality of the device and the measured acceleration/angular rate data is selectable and accessible through the SPI/I²C interface.

The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the SPI/I²C interface.

Application hints LSM6DS3

7.3 LSM6DS3 electrical connections in Mode 3




Figure 15. LSM6DS3 electrical connections in Mode 3

The device core is supplied through the Vdd line. Power supply decoupling capacitors (C1, $C2 = 100 \ nF$ ceramic) should be placed as near as possible to the supply pin of the device (common design practice).

The functionality of the device and the measured acceleration/angular rate data is selectable and accessible through the SPI/I²C interface.

The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the SPI/I²C interface.

LSM6DS3 Register mapping

8 Register mapping

The table given below provides a list of the 8/16 bit registers embedded in the device and the corresponding addresses.

Table 16. Registers address map

| Nama | Tuna | Registe | er address | Defects | Co |
|----------------------------|------|---------|------------|-----------|---|
| Name | Туре | Hex | Binary | - Default | Comment |
| RESERVED | r/w | 00 | 00000000 | 00000000 | Reserved |
| FUNC_CFG_ACCESS | r/w | 01 | 0000001 | 00000000 | Embedded functions configuration register |
| RESERVED | r/w | 02 | 00000010 | - | Reserved |
| RESERVED | r/w | 03 | 00000011 | - | Reserved |
| SENSOR_SYNC_TIME_ FRAME | r/w | 04 | 00000100 | 00000000 | Sensor sync configuration register |
| RESERVED | r/w | 05 | 00000101 | - | Reserved |
| FIFO_CTRL1 | r/w | 06 | 00000110 | 00000000 | |
| FIFO_CTRL2 | r/w | 07 | 00000111 | 00000000 | FIFO |
| FIFO_CTRL3 | r/w | 08 | 00001000 | 00000000 | configuration |
| FIFO_CTRL4 | r/w | 09 | 00001001 | 00000000 | registers |
| FIFO_CTRL5 | r/w | 0A | 00001010 | 00000000 | |
| ORIENT_CFG_G | r/w | 0B | 00001011 | 00000000 | |
| RESERVED | r/w | 0C | 00001100 | - | Reserved |
| INT1_CTRL | r/w | 0D | 00001101 | 00000000 | INT1 pin control |
| INT2_CTRL | r/w | 0E | 00001110 | 00000000 | INT2 pin control |
| WHO_AM_I | r | 0F | 00001111 | 01101001 | Who I am ID |
| CTRL1_XL | r/w | 10 | 00010000 | 00000000 | |
| CTRL2_G | r/w | 11 | 00010001 | 00000000 | |
| CTRL3_C | r/w | 12 | 00010010 | 00000100 | |
| CTRL4_C | r/w | 13 | 00010011 | 00000000 | |
| CTRL5_C | r/w | 14 | 00010100 | 00000000 | Accelerometer and gyroscope |
| CTRL6_C | r/w | 15 | 00010101 | 00000000 | control registers |
| CTRL7_G | r/w | 16 | 00010110 | 00000000 | - registers |
| CTRL8_XL | r/w | 17 | 0001 0111 | 00000000 | 1 |
| CTRL9_XL | r/w | 18 | 00011000 | 00111000 | 1 |
| CTRL10_C | r/w | 19 | 00011001 | 00111000 | |

Register mapping LSM6DS3

Table 16. Registers address map (continued)

| N | | Registe | er address | D. C. 11 | 0 | |
|---------------|------|---------|------------|-----------|--|--|
| Name | Type | Hex | Binary | - Default | Comment | |
| MASTER_CONFIG | r/w | 1A | 00011010 | 00000000 | I ² C master configuration register | |
| WAKE_UP_SRC | r | 1B | 00011011 | output | | |
| TAP_SRC | r | 1C | 00011100 | output | Interrupts registers | |
| D6D_SRC | r | 1D | 00011101 | output | | |
| STATUS_REG | r | 1E | 00011110 | output | Status data register | |
| RESERVED | r | 1F | 00011111 | - | Reserved | |
| OUT_TEMP_L | r | 20 | 00100000 | output | Temperature | |
| OUT_TEMP_H | r | 21 | 00100001 | output | output data register | |
| OUTX_L_G | r | 22 | 00100010 | output | | |
| OUTX_H_G | r | 23 | 00100011 | output | 1 | |
| OUTY_L_G | r | 24 | 00100100 | output | Gyroscope | |
| OUTY_H_G | r | 25 | 00100101 | output | output register | |
| OUTZ_L_G | r | 26 | 00100110 | output | | |
| OUTZ_H_G | r | 27 | 00100111 | output | 7 | |
| OUTX_L_XL | r | 28 | 00101000 | output | | |
| OUTX_H_XL | r | 29 | 00101001 | output | 1 | |
| OUTY_L_XL | r | 2A | 00101010 | output | Accelerometer | |
| OUTY_H_XL | r | 2B | 00101011 | output | output register | |
| OUTZ_L_XL | r | 2C | 00101100 | output | 1 | |
| OUTZ_H_XL | r | 2D | 00101101 | output | 1 | |

LSM6DS3 Register mapping

Table 16. Registers address map (continued)

| Nama | T | Registe | r address | Defect | 0 | |
|------------------|----------|---------|-----------|---------|----------------------------|--|
| Name | Type | Hex | Binary | Default | Comment | |
| SENSORHUB1_REG | r | 2E | 00101110 | output | | |
| SENSORHUB2_REG | r | 2F | 00101111 | output | | |
| SENSORHUB3_REG | r | 30 | 00110000 | output | | |
| SENSORHUB4_REG | r | 31 | 00110001 | output | | |
| SENSORHUB5_REG | r | 32 | 00110010 | output | | |
| SENSORHUB6_REG | r | 33 | 00110011 | output | Sensor hub | |
| SENSORHUB7_REG | r | 34 | 00110100 | output | output registers | |
| SENSORHUB8_REG | r | 35 | 00110101 | output | | |
| SENSORHUB9_REG | r | 36 | 00110110 | output | | |
| SENSORHUB10_REG | r | 37 | 00110111 | output | | |
| SENSORHUB11_REG | r | 38 | 00111000 | output | | |
| SENSORHUB12_REG | r | 39 | 00111001 | output | | |
| FIFO_STATUS1 | r | 3A | 00111010 | output | | |
| FIFO_STATUS2 | r | 3B | 00111011 | output | FIFO status | |
| FIFO_STATUS3 | r | 3C | 00111100 | output | registers | |
| FIFO_STATUS4 | r | 3D | 00111101 | output | | |
| FIFO_DATA_OUT_L | r | 3E | 00111110 | output | FIFO data | |
| FIFO_DATA_OUT_H | r | 3F | 00111111 | output | output registers | |
| TIMESTAMP0_REG | r | 40 | 01000000 | output | Time and a second | |
| TIMESTAMP1_REG | r | 41 | 01000001 | output | Timestamp output registers | |
| TIMESTAMP2_REG | r/w | 42 | 01000010 | output | | |
| RESERVED | | 43-48 | | | Reserved | |
| STEP_TIMESTAMP_L | r | 49 | 0100 1001 | output | Step counter | |
| STEP_TIMESTAMP_H | r | 4A | 0100 1010 | output | timestamp registers | |
| STEP_COUNTER_L | r | 4B | 01001011 | output | Step counter | |
| STEP_COUNTER_H | r | 4C | 01001100 | output | output registers | |
| SENSORHUB13_REG | r | 4D | 01001101 | output | | |
| SENSORHUB14_REG | r | 4E | 01001110 | output | | |
| SENSORHUB15_REG | r | 4F | 01001111 | output | Sensor hub | |
| SENSORHUB16_REG | r | 50 | 01010000 | output | output registers | |
| SENSORHUB17_REG | r | 51 | 01010001 | output | | |
| SENSORHUB18_REG | r | 52 | 01010010 | output | | |
| FUNC_SRC | r | 53 | 01010011 | output | Interrupt register | |

Register mapping LSM6DS3

Table 16. Registers address map (continued)

| Name | Time | Registe | r address | Default | Comment | |
|-----------------|------|---------|-----------|----------|-----------------------|--|
| Name | Type | Hex | Binary | Delault | | |
| RESERVED | | 54-57 | | | Reserved | |
| TAP_CFG | r/w | 58 | 01011000 | 00000000 | | |
| TAP_THS_6D | r/w | 59 | 01011001 | 00000000 | | |
| INT_DUR2 | r/w | 5A | 01011010 | 00000000 | | |
| WAKE_UP_THS | r/w | 5B | 01011011 | 00000000 | Interrupt | |
| WAKE_UP_DUR | r/w | 5C | 01011100 | 00000000 | registers | |
| FREE_FALL | r/w | 5D | 01011101 | 00000000 | | |
| MD1_CFG | r/w | 5E | 01011110 | 00000000 | | |
| MD2_CFG | r/w | 5F | 01011111 | 00000000 | | |
| RESERVED | | 60-65 | | - | Reserved | |
| OUT_MAG_RAW_X_L | r | 66 | 0110 0110 | output | | |
| OUT_MAG_RAW_X_H | r | 67 | 0110 0111 | output |] | |
| OUT_MAG_RAW_Y_L | r | 68 | 0110 1000 | output | External magnetometer | |
| OUT_MAG_RAW_Y_H | r | 69 | 0110 1001 | output | raw data output | |
| OUT_MAG_RAW_Z_L | r | 6A | 0110 1010 | output | registers | |
| OUT_MAG_RAW_X_H | r | 6B | 0110 1011 | output | | |

Registers marked as *Reserved* must not be changed. Writing to those registers may cause permanent damage to the device.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

9 Register description

The device contains a set of registers which are used to control its behavior and to retrieve linear acceleration, angular rate and temperature data. The register addresses, made up of 7 bits, are used to identify them and to write the data through the serial interface.

9.1 FUNC_CFG_ACCESS (01h)

Enable embedded functions register (r/w).

Table 17. FUNC_CFG_ACCESS register

| FUNC_CFG_EN | 0 ⁽¹⁾ |
|-------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
|-------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 18. FUNC_CFG_ACCESS register description

| Enable access to the embedded functions configuration registers ⁽¹⁾ from address 02h to 32h. Default value: 0. |
|---|
| (0: disable access to embedded functions configuration registers; 1: enable access to embedded functions configuration registers) |

The embedded functions configuration registers details are available in 10: Embedded functions register mapping and 11: Embedded functions registers description.

9.2 SENSOR_SYNC_TIME_FRAME (04h)

Sensor synchronization time frame register (r/w).

Table 19. SENSOR_SYNC_TIME_FRAME register

| TPH_7 TPH_6 TPH_5 TPH_4 TPH_3 TPH_2 TPH_1 | TPH_0 |
|---|-------|
|---|-------|

Table 20. SENSOR_SYNC_TIME_FRAME register description

| | Sensor synchronization time frame with the step of 500 ms and full range of 5 s. |
|-----------|--|
| TPH [7:0] | Unsigned 8-bit. |
| | Default value: 0000 0000 |
| | |

9.3 FIFO_CTRL1 (06h)

FIFO control register (r/w).

Table 21. FIFO_CTRL1 register

| 1 | ĺ | FTH_7 | FTH_6 | FTH_5 | FTH_4 | FTH_3 | FTH_2 | FTH_1 | FTH_0 |
|---|---|-------|-------|-------|-------|-------|-------|-------|-------|
|---|---|-------|-------|-------|-------|-------|-------|-------|-------|

Table 22. FIFO_CTRL1 register description

| | FIFO threshold level setting ⁽¹⁾ . Default value: 0000 0000. |
|-----------|---|
| FTH [7:0] | Watermark flag rises when the number of bytes written to FIFO after the next write is |
| [] | greater than or equal to the threshold level. |
| | Minimum resolution for the FIFO is 1 LSB = 2 bytes (1 word) in FIFO |

1. For a complete watermark threshold configuration, consider FTH_[11:8] in FIFO_CTRL2 (07h).



9.4 FIFO_CTRL2 (07h)

FIFO control register (r/w).

Table 23. FIFO_CTRL2 register

| TIMER_PEDO TIMER_PEDO _FIFO_EN _FIFO_DRDY | 0 ⁽¹⁾ | 0 ⁽¹⁾ | FTH_11 | FTH10 | FTH_9 | FTH_8 |
|--|------------------|------------------|--------|-------|-------|-------|
|--|------------------|------------------|--------|-------|-------|-------|

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 24. FIFO_CTRL2 register description

| TIMER_PEDO _FIFO_EN | Enable pedometer step counter and time stamp as 4 th FIFO data set. Default: 0 (0: disable step counter and time stamp data as 4 th FIFO data set; 1: enable step counter and time stamp data as 4 th FIFO data set) |
|--------------------------|--|
| TIMER_PEDO _FIFO_DRDY | FIFO write mode ⁽¹⁾ . Default: 0 (0: enable write in FIFO based on XL/Gyro data-ready; 1: enable write in FIFO at every step detected by step counter.) |
| FTH_[11:8] | FIFO threshold level setting ⁽²⁾ . Default value: 0000 Watermark flag rises when the number of bytes written to FIFO after the next write is greater than or equal to the threshold level. Minimum resolution for the FIFO is 1LSB = 2 bytes (1 word) in FIFO |

- 1. This bit is effective if the DATA_VALID_SEL_FIFO bit of the MASTER_CONFIG (1Ah) register is set to 0.
- 2. For a complete watermark threshold configuration, consider FTH_[11:8] in FIFO_CTRL1 (06h)

9.5 FIFO_CTRL3 (08h)

FIFO control register (r/w).

Table 25. FIFO_CTRL3 register

| 0(| n(1) | o(1) | DEC_FIFO | DEC_FIFO | DEC_FIFO | DEC_FIFO | DEC_FIFO | DEC_FIFO |
|----|------|------|----------|----------|----------|----------|----------|----------|
| 0, | , | 0. / | _GYRO2 | _GYRO1 | _GYRO0 | _XL2 | _XL1 | _XL0 |

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 26. FIFO_CTRL3 register description

| DEC_FIFO_GYRO [2:0] | Gyro FIFO (first data set) decimation setting. Default: 000 For the configuration setting, refer to <i>Table 27</i> . |
|---------------------|---|
| DEC_FIFO_XL [2:0] | Accelerometer FIFO (second data set) decimation setting. Default: 000 For the configuration setting, refer to <i>Table 28</i> . |

Table 27. Gyro FIFO decimation setting

| DEC_FIFO_GYRO [2:0] | Configuration |
|---------------------|---------------------------|
| 000 | Gyro sensor not in FIFO |
| 001 | No decimation |
| 010 | Decimation with factor 2 |
| 011 | Decimation with factor 3 |
| 100 | Decimation with factor 4 |
| 101 | Decimation with factor 8 |
| 110 | Decimation with factor 16 |
| 111 | Decimation with factor 32 |

Table 28. Accelerometer FIFO decimation setting

| DEC_FIFO_XL [2:0] | Configuration |
|-------------------|----------------------------------|
| 000 | Accelerometer sensor not in FIFO |
| 001 | No decimation |
| 010 | Decimation with factor 2 |
| 011 | Decimation with factor 3 |
| 100 | Decimation with factor 4 |
| 101 | Decimation with factor 8 |
| 110 | Decimation with factor 16 |
| 111 | Decimation with factor 32 |

9.6 FIFO_CTRL4 (09h)

FIFO control register (r/w).

Table 29. FIFO_CTRL4 register

| o(1) | ONLY_HIGH | DEC_DS4 | DEC_DS4 | DEC_DS4 | DEC_DS3 | DEC_DS3 | DEC_DS3 |
|------|-----------|---------|---------|---------|---------|---------|---------|
| 0.7 | _DATA | _FIFO2 | _FIFO1 | _FIFO0 | _FIFO2 | _FIFO1 | _FIFO0 |

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 30. FIFO_CTRL4 register description

| ONLY_HIGH_DATA | 8-bit data storage in FIFO. Default: 0 (0: disable MSByte only memorization in FIFO for XL and Gyro; 1: enable MSByte only memorization in FIFO for XL and Gyro in FIFO) | | | |
|-------------------|--|--|--|--|
| DEC_DS4_FIFO[2:0] | Fourth FIFO data set decimation setting. Default: 000 For the configuration setting, refer to <i>Table 31</i> . | | | |
| DEC_DS3_FIFO[2:0] | Third FIFO data set decimation setting. Default: 000 For the configuration setting, refer to <i>Table 32</i> . | | | |



Table 31. Fourth FIFO data set decimation setting

| DEC_DS4_FIFO[2:0] | Configuration |
|-------------------|----------------------------------|
| 000 | Fourth FIFO data set not in FIFO |
| 001 | No decimation |
| 010 | Decimation with factor 2 |
| 011 | Decimation with factor 3 |
| 100 | Decimation with factor 4 |
| 101 | Decimation with factor 8 |
| 110 | Decimation with factor 16 |
| 111 | Decimation with factor 32 |

Table 32. Third FIFO data set decimation setting

| DEC_DS3_FIFO[2:0] | Configuration |
|-------------------|---------------------------------|
| 000 | Third FIFO data set not in FIFO |
| 001 | No decimation |
| 010 | Decimation with factor 2 |
| 011 | Decimation with factor 3 |
| 100 | Decimation with factor 4 |
| 101 | Decimation with factor 8 |
| 110 | Decimation with factor 16 |
| 111 | Decimation with factor 32 |

9.7 FIFO_CTRL5 (0Ah)

FIFO control register (r/w).

Table 33. FIFO_CTRL5 register

| n(1) | ODR_ | ODR_ | ODR_ | ODR_ | FIFO_ | FIFO_ | FIFO_ |
|------|--------|--------|--------|--------|--------|--------|--------|
| 0(1) | FIFO_3 | FIFO_2 | FIFO_1 | FIFO_0 | MODE_2 | MODE_1 | MODE_0 |

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 34. FIFO_CTRL5 register description

| <u> </u> | | | | | |
|------------------|---|--|--|--|--|
| ODR FIFO [3:0] | FIFO ODR selection, setting FIFO_MODE also. Default: 0000 | | | | |
| 0211_111 0_[0.0] | For the configuration setting, refer to <i>Table 35</i> | | | | |
| FIFO MODE [2:0] | FIFO mode selection bits, setting ODR_FIFO also. Default value: 000 | | | | |
| | For the configuration setting refer to <i>Table 36</i> | | | | |

Table 35. FIFO ODR selection

| ODR_FIFO_[3:0] | Configuration ⁽¹⁾ |
|----------------|------------------------------|
| 0000 | FIFO disabled |
| 0001 | FIFO ODR is set to 13 Hz |
| 0010 | FIFO ODR is set to 26 Hz |
| 0011 | FIFO ODR is set to 52 Hz |
| 0100 | FIFO ODR is set to 104 Hz |
| 0101 | FIFO ODR is set to 208 Hz |
| 0110 | FIFO ODR is set to 416 Hz |
| 0111 | FIFO ODR is set to 833 Hz |
| 1000 | FIFO ODR is set to 1.66 kHz |
| 1001 | FIFO ODR is set to 3.33 kHz |
| 1010 | FIFO ODR is set to 6.66 kHz |

If the device is working at an ODR slower than the one selected, FIFO ODR is limited to that ODR value.
 Moreover, these bits are effective if both the DATA_VALID_SEL FIFO bit of MASTER_CONFIG (1Ah) and
 the TIMER_PEDO_FIFO_DRDY bit of FIFO_CTRL2 (07h) are set to 0.

Table 36. FIFO mode selection

| FIFO_MODE_[2:0] | Configuration mode |
|-----------------|--|
| 000 | Bypass mode. FIFO disabled. |
| 001 | FIFO mode. Stops collecting data when FIFO is full. |
| 010 | Reserved |
| 011 | Continuous mode until trigger is deasserted, then FIFO mode. |
| 100 | Bypass mode until trigger is deasserted, then Continuous mode. |
| 101 | Reserved |
| 110 | Continuous mode. If the FIFO is full, the new sample overwrites the older one. |
| 111 | Reserved |

9.8 ORIENT_CFG_G (0Bh)

Angular rate sensor sign and orientation register (r/w).

Table 37. ORIENT_CFG_G register

| 0 ⁽¹⁾ | 0 ⁽¹⁾ | SignX_G | SignY_G | SignZ_G | Orient_2 | Orient_1 | Orient_0 |
|------------------|------------------|---------|---------|---------|----------|----------|----------|
|------------------|------------------|---------|---------|---------|----------|----------|----------|

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 38. ORIENT_CFG_G register description

| | <u> </u> |
|--------------|--|
| SignX_G | Pitch axis (X) angular rate sign. Default value: 0 (0: positive sign; 1: negative sign) |
| SignY_G | Roll axis (Y) angular rate sign. Default value: 0 (0: positive sign; 1: negative sign) |
| SignZ_G | Yaw axis (Z) angular rate sign. Default value: 0 (0: positive sign; 1: negative sign) |
| Orient [2:0] | Directional user-orientation selection. Default value: 000 For the configuration setting, refer to <i>Table 39</i> . |

Table 39. Settings for orientation of axes

| Orient [2:0] | 000 | 001 | 010 | 011 | 100 | 101 |
|--------------|-----|-----|-----|-----|-----|-----|
| Pitch | Х | Х | Υ | Υ | Z | Z |
| Roll | Υ | Z | Х | Z | Х | Υ |
| Yaw | Z | Υ | Z | Х | Υ | Х |

9.9 INT1_CTRL (0Dh)

INT1 pad control register (r/w).

Each bit in this register enables a signal to be carried through INT1. The pad's output will supply the OR combination of the selected signals.

Table 40. INT1_CTRL register

| INT1_ STEP_ DETECTOR | INT1_SIGN _MOT | INT1_FULL _FLAG | INT1_ FIFO_OVR | INT1_ FTH | INT1_ BOOT | INT1_ DRDY_G | INT1_ DRDY_XL |
|----------------------------|-------------------|--------------------|-------------------|--------------|---------------|-----------------|------------------|
|----------------------------|-------------------|--------------------|-------------------|--------------|---------------|-----------------|------------------|

Table 41. INT1_CTRL register description

| INT1_STEP_ | Pedometer step recognition interrupt enable on INT1 pad. Default value: 0 | | | | |
|----------------|---|--|--|--|--|
| DETECTOR | (0: disabled; 1: enabled) | | | | |
| INT1 SIGN MOT | Significant motion interrupt enable on INT1 pad. Default value: 0 | | | | |
| INTI_SIGN_WOT | (0: disabled; 1: enabled) | | | | |
| INT1 FULL FLAG | FIFO full flag interrupt enable on INT1 pad. Default value: 0 | | | | |
| INTI_FOLL_FLAG | (0: disabled; 1: enabled) | | | | |
| INT1_FIFO_OVR | FIFO overrun interrupt on INT1 pad. Default value: 0 | | | | |
| INTI_FIFO_OVK | (0: disabled; 1: enabled) | | | | |
| INT1 FTH | FIFO threshold interrupt on INT1 pad. Default value: 0 | | | | |
| | (0: disabled; 1: enabled) | | | | |
| INT1 BOOT | Boot status available on INT1 pad. Default value: 0 | | | | |
| | (0: disabled; 1: enabled) | | | | |
| INT1 DRDY G | Gyroscope Data Ready on INT1 pad. Default value: 0 | | | | |
| וואוו_סאסד_פ | (0: disabled; 1: enabled) | | | | |
| INT1_DRDY_XL | Accelerometer Data Ready on INT1 pad. Default value: 0 | | | | |
| INTI_DRDT_XL | (0: disabled; 1: enabled) | | | | |
| | | | | | |

9.10 INT2_CTRL (0Eh)

INT2 pad control register (r/w).

Each bit in this register enables a signal to be carried through INT2. The pad's output will supply the OR combination of the selected signals.

Table 42. INT2_CTRL register

| IN | NT2_STEP INT2_S _DELTA COUNT | - - | | INT2_ FIFO_OVR | "" L | INT2_ DRDY _TEMP | INT2_ DRDY_G | INT2_ DRDY_XL | |
|----|---------------------------------|-------|--|-------------------|------|------------------------|-----------------|------------------|--|
|----|---------------------------------|-------|--|-------------------|------|------------------------|-----------------|------------------|--|

Table 43. INT2_CTRL register description

| INT2_STEP_DELTA | Pedometer step recognition interrupt on delta time ⁽¹⁾ enable on INT2 pad. Default value: 0 | | | |
|-----------------|--|--|--|--|
| | (0: disabled; 1: enabled) | | | |
| INT2_STEP_COUNT | Step counter overflow interrupt enable on INT2 pad. Default value: 0 | | | |
| _OV | (0: disabled; 1: enabled) | | | |
| INT2 FULL FLAG | FIFO full flag interrupt enable on INT2 pad. Default value: 0 | | | |
| INTZ_FOLL_FLAG | (0: disabled; 1: enabled) | | | |
| INT2 FIFO OVR | FIFO overrun interrupt on INT2 pad. Default value: 0 | | | |
| IN12_FIFO_OVK | (0: disabled; 1: enabled) | | | |
| INT2 FTH | FIFO threshold interrupt on INT2 pad. Default value: 0 | | | |
| IN12_F111 | (0: disabled; 1: enabled) | | | |
| INT2 DRDY TEMP | Temperature Data Ready in INT2 pad. Default value: 0 | | | |
| IN12_DRD1_IEWP | (0: disabled; 1: enabled) | | | |
| INT2_DRDY_G | Gyroscope Data Ready on INT2 pad. Default value: 0 | | | |
| INTZ_DRDT_G | (0: disabled; 1: enabled) | | | |
| INTO DDDV VI | Accelerometer Data Ready on INT2 pad. Default value: 0 | | | |
| INT2_DRDY_XL | (0: disabled; 1: enabled) | | | |

^{1.} Delta time value is defined in register STEP_COUNT_DELTA (15h).

9.11 WHO_AM_I (0Fh)

Who_AM_I register (r). This register is a read-only register. Its value is fixed at 69h.

Table 44. WHO_AM_I register

| 0 1 | 1 | 0 | 1 | 0 | 0 | 1 |
|-----|---|---|---|---|---|---|
|-----|---|---|---|---|---|---|

9.12 CTRL1_XL (10h)

Linear acceleration sensor control register 1 (r/w).

Table 45. CTRL1_XL register

| ODR_XL3 | ODR_XL2 | ODR_XL1 | ODR_XL0 | FS_XL1 | FS_XL0 | BW_XL1 | BW_XL0 |
|---------|---------|---------|---------|--------|--------|--------|--------|

Table 46. CTRL1_XL register description

| ODR_XL [3:0] | Output data rate and power mode selection. Default value: 0000 (see <i>Table 47</i>). |
|--------------|--|
| FS_XL [1:0] | Accelerometer full-scale selection. Default value: 00. (00: ± 2 g ; 01: ± 16 g ; 10: ± 4 g ; 11: ± 8 g) |
| BW_XL [1:0] | Anti-aliasing filter bandwidth selection. Default value: 00 (00: 400 Hz; 01: 200 Hz; 10: 100 Hz; 11: 50 Hz) |

Table 47. Accelerometer ODR register setting

| ODR_ XL3 | ODR_ XL2 | ODR_ XL1 | ODR_ XL0 | ODR selection [Hz] when XL_HM_MODE = 1 | ODR selection [Hz] when XL_HM_MODE = 0 |
|-------------|-------------|-------------|-------------|--|--|
| 0 | 0 | 0 | 0 | Power-down | Power-down |
| 0 | 0 | 0 | 1 | 13 Hz (low power) | 13 Hz (high performance) |
| 0 | 0 | 1 | 0 | 26 Hz (low power) | 26 Hz (high performance) |
| 0 | 0 | 1 | 1 | 52 Hz (low power) | 52 Hz (high performance) |
| 0 | 1 | 0 | 0 | 104 Hz (normal mode) | 104 Hz (high performance) |
| 0 | 1 | 0 | 1 | 208 Hz (normal mode) | 208 Hz (high performance) |
| 0 | 1 | 1 | 0 | 416 Hz (high performance) | 416 Hz (high performance) |
| 0 | 1 | 1 | 1 | 833 Hz (high performance) | 833 Hz (high performance) |
| 1 | 0 | 0 | 0 | 1.66 kHz (high performance) | 1.66 kHz (high performance) |
| 1 | 0 | 0 | 1 | 3.33 kHz (high performance) | 3.33 kHz (high performance) |
| 1 | 0 | 1 | 0 | 6.66 kHz (high performance) | 6.66 kHz (high performance) |

Table 48. BW and ODR (high-performance mode)

| ODR ⁽¹⁾ | Analog filter BW (XL_HM_MODE = 0) | | | | |
|--------------------|-----------------------------------|--------------------------------------|--|--|--|
| ODK. 7 | XL_BW_SCAL_ODR = 0 | XL_BW_SCAL_ODR = 1 | | | |
| 6.66 - 3.33 kHz | Filter not used | | | | |
| 1.66 kHz | 400 Hz | | | | |
| 833 Hz | 400 Hz | Bandwidth is determined by | | | |
| 416 Hz | 200 Hz | setting BW_XL[1:0] in CTRL1_XL (10h) | | | |
| 208 Hz | 100 Hz | | | | |
| 104 - 13 Hz | 50 Hz | | | | |

^{1.} Filter not used when accelerometer is in normal and low-power modes.

9.13 CTRL2_G (11h)

Angular rate sensor control register 2 (r/w).

Table 49. CTRL2_G register

| ODR_G | 3 ODR_G2 | ODR_G1 | ODR_G0 | FS_G1 | FS_G0 | FS_125 | 0 ⁽¹⁾ |
|-------|----------|--------|--------|-------|-------|--------|------------------|

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 50. CTRL2_G register description

| ODR_G [3:0] | Gyroscope output data rate selection. Default value: 0000 (Refer to <i>Table 49</i>) |
|-------------|--|
| FS_G [1:0] | Gyroscope full-scale selection. Default value: 00 (00: 245 dps; 01: 500 dps; 10: 1000 dps; 11: 2000 dps) |
| FS_125 | Gyroscope full-scale at 125 dps. Default value: 0 (0: disabled; 1: enabled) |

Table 51. Gyroscope ODR configuration setting

| ODR_G3 | ODR_G2 | ODR_G1 | ODR_G0 | ODR [Hz] when G_HM_MODE = 1 | ODR [Hz] when G_HM_MODE = 0 |
|--------|--------|--------|--------|-----------------------------|-----------------------------|
| 0 | 0 | 0 | 0 | Power down | Power down |
| 0 | 0 | 0 | 1 | 13 Hz (low power) | 13 Hz (high performance) |
| 0 | 0 | 1 | 0 | 26 Hz (low power) | 26 Hz (high performance) |
| 0 | 0 | 1 | 1 | 52 Hz (low power) | 52 Hz (high performance) |
| 0 | 1 | 0 | 0 | 104 Hz (normal mode) | 104 Hz (high performance) |
| 0 | 1 | 0 | 1 | 208 Hz (normal mode) | 208 Hz (high performance) |
| 0 | 1 | 1 | 0 | 416 Hz (high performance) | 416 Hz (high performance) |
| 0 | 1 | 1 | 1 | 833 Hz (high performance) | 833 Hz (high performance) |
| 1 | 0 | 0 | 0 | 1.66 kHz (high performance) | 1.66 kHz (high performance) |

9.14 CTRL3_C (12h)

Control register 3 (r/w).

Table 52. CTRL3_C register

| | | | | | _ | | |
|------|-----|-----------|-------|-----|--------|-----|----------|
| воот | BDU | H_LACTIVE | PP_OD | SIM | IF_INC | BLE | SW_RESET |

Table 53. CTRL3_C register description

| воот | Reboot memory content. Default value: 0 (0: normal mode; 1: reboot memory content ⁽¹⁾) |
|-----------|--|
| BDU | Block Data Update. Default value: 0 (0: continuous update; 1: output registers not updated until MSB and LSB have been read) |
| H_LACTIVE | Interrupt activation level. Default value: 0 (0: interrupt output pads active high; 1: interrupt output pads active low) |
| PP_OD | Push-pull/open-drain selection on INT1 and INT2 pads. Default value: 0 (0: push-pull mode; 1: open-drain mode) |
| SIM | SPI Serial Interface Mode selection. Default value: 0 (0: 4-wire interface; 1: 3-wire interface). |
| IF_INC | Register address automatically incremented during a multiple byte access with a serial interface (I ² C or SPI). Default value: 1 (0: disabled; 1: enabled) |
| BLE | Big/Little Endian Data selection. Default value 0 (0: data LSB @ lower address; 1: data MSB @ lower address) |
| SW_RESET | Software reset. Default value: 0 (0: normal mode; 1: reset device) This bit is cleared by hardware after next flash boot. |

Boot request is executed as soon as internal oscillator is turned on. It is possible to set bit while in power-down mode, in this case it will be served at the next normal mode or sleep mode.



9.15 CTRL4_C (13h)

Control register 4 (r/w).

Table 54. CTRL4_C register

| XL_BW_ SCAL_ODR SLEEP_G INT2_on_ INT1 | FIFO_ TEMP_EN | DRDY_ MASK | I2C_disable | MODE3_ EN | STOP_ON _FTH | |
|---|------------------|---------------|-------------|--------------|-----------------|--|
|---|------------------|---------------|-------------|--------------|-----------------|--|

Table 55. CTRL4_C register description

| XL_BW_ SCAL_ODR | Accelerometer bandwidth selection. Default value: 0 (0 ⁽¹⁾ : bandwidth determined by ODR selection, refer to <i>Table 48</i> ; 1 ⁽²⁾ : bandwidth determined by setting BW_XL[1:0] in <i>CTRL1_XL</i> (10h) register.) |
|--------------------|---|
| SLEEP_G | Gyroscope sleep mode enable. Default value: 0 (0: disabled; 1: enabled) |
| INT2_on_INT1 | All interrupt signals available on INT1 pad enable. Default value: 0 (0: interrupt signals divided between INT1 and INT2 pads; 1: all interrupt signals in logic or on INT1 pad) |
| FIFO_TEMP_EN | Enable temperature data as 4 th FIFO data set ⁽³⁾ . Default: 0 (0: disable temperature data as 4 th FIFO data set; 1: enable temperature data as 4 th FIFO data set) |
| DRDY_MASK | Configuration 1 ⁽⁴⁾ data available enable bit. Default value: 0 (0: DA timer disabled; 1: DA timer enabled) |
| I2C_disable | Disable I ² C interface. Default value: 0 (0: both I ² C and SPI enabled; 1: I ² C disabled, SPI only) |
| MODE3_EN | Enable auxiliary SPI interface (Mode 3, refer to <i>Table 2</i>). Default value: 0 (0: auxiliary SPI disabled; 1: auxiliary SPI enabled ⁽⁵⁾) |
| STOP_ON_FTH | Enable FIFO threshold level use. Default value: 0. (0: FIFO depth is not limited; 1: FIFO depth is limited to threshold level) |

- 1. Filter used in high-performance mode only with ODR less than 3.33 kHz.
- 2. Filter used in high-performance mode only.
- 3. This bit is effective if the TIMER_PEDO_FIFO_EN bit of FIFO_CTRL2 register is set to 0.
- 4. In configuration 1, switching to combo mode, data are collected in FIFO only when both accelerometer and gyroscope are set. Switching to accelerometer only, data are collected in FIFO after filter setting.
- 5. Conditioned pads are: SDx, SCx, OCS

9.16 CTRL5_C (14h)

Control register 5 (r/w).

Table 56. CTRL5_C register

| ROUNDING2 ROUNDING1 ROUNDING0 0 ⁽¹⁾ ST1_G ST0_G ST1_XL S ⁻¹ |
|---|
|---|

1. This bit must be set to '0' for the correct operation of the device

Table 57. CTRL5_C register description

| ROUNDING[2:0] | Circular burst-mode (rounding) read from output registers. Default: 000 (000: no rounding; Others: refer to <i>Table 58</i>) |
|---------------|---|
| ST_G [1:0] | Angular rate sensor self-test enable. Default value: 00 (00: Self-test disabled; Other: refer to <i>Table 59</i>) |
| ST_XL [1:0] | Linear acceleration sensor self-test enable. Default value: 00 (00: Self-test disabled; Other: refer to <i>Table 60</i>) |

Table 58. Output registers rounding pattern

| ROUNDING[2:0] | Rounding pattern | | |
|---------------|---|--|--|
| 000 | No rounding | | |
| 001 | Accelerometer only | | |
| 010 | Gyroscope only | | |
| 011 | Gyroscope + accelerometer | | |
| 100 | Registers from SENSORHUB1_REG (2Eh) to SENSORHUB6_REG (33h) only | | |
| 101 | Accelerometer + registers from SENSORHUB1_REG (2Eh) to SENSORHUB6_REG (33h) | | |
| 110 | Gyroscope + accelerometer + registers from SENSORHUB1_REG (2Eh) to SENSORHUB6_REG (33h) and registers from SENSORHUB7_REG (34h) to SENSORHUB12_REG(39h) | | |
| 111 | Gyroscope + accelerometer + registers from SENSORHUB1_REG (2Eh) to SENSORHUB6_REG (33h) | | |

Table 59. Angular rate sensor self-test mode selection

| ST1_G | ST0_G | Self-test mode |
|-------|-------|-------------------------|
| 0 | 0 | Normal mode |
| 0 | 1 | Positive sign self-test |
| 1 | 0 | Not allowed |
| 1 | 1 | Negative sign self-test |

Table 60. Linear acceleration sensor self-test mode selection

| ST1_XL | ST0_XL | Self-test mode |
|--------|--------|-------------------------|
| 0 | 0 | Normal mode |
| 0 | 1 | Positive sign self-test |
| 1 | 0 | Negative sign self-test |
| 1 | 1 | Not allowed |



9.17 CTRL6_C (15h)

Angular rate sensor control register 6 (r/w).

Table 61. CTRL6_C register

| TRIG_EN | LVLen | LVL2_EN | XL_HM_MODE | 0 ⁽¹⁾ | 0 ⁽¹⁾ | 0 ⁽¹⁾ | 0 ⁽¹⁾ |
|---------|-------|---------|------------|------------------|------------------|------------------|------------------|
|---------|-------|---------|------------|------------------|------------------|------------------|------------------|

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 62. CTRL6_C register description

| TRIG_EN | Gyroscope data edge-sensitive trigger enable. Default value: 0 (0: external trigger disabled; 1: external trigger enabled) |
|------------|---|
| LVLen | Gyroscope data level-sensitive trigger enable. Default value: 0 (0: level-sensitive trigger disabled; 1: level sensitive trigger enabled) |
| LVL2_EN | Gyroscope level-sensitive latched enable. Default value: 0 (0: level-sensitive latched disabled; 1: level sensitive latched enabled) |
| XL_HM_MODE | High-performance operating mode disable for accelerometer ⁽¹⁾ . Default value: 0 (0: high-performance operating mode enabled; 1: high-performance operating mode disabled) |

^{1.} Normal and low-power mode depends on the ODR setting, for details refer to *Table 47*.

9.18 CTRL7_G (16h)

Angular rate sensor control register 7 (r/w).

Table 63. CTRL7_G register

| | G_HM_MODE | HP_G_ EN | HPCF_G1 | HPCF_G0 | HP_G_R ST | ROUNDING _STATUS | 0 ⁽¹⁾ | 0 ⁽¹⁾ | |
|--|-----------|-------------|---------|---------|--------------|---------------------|------------------|------------------|--|
|--|-----------|-------------|---------|---------|--------------|---------------------|------------------|------------------|--|

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 64. CTRL7_G register description

| G_HM_MODE | High-performance operating mode disable for gyroscope ⁽¹⁾ . Default: 0 (0: high-performance operating mode enabled; 1: high-performance operating mode disabled) |
|---------------------|--|
| HP_G_EN | Gyroscope high-pass filter enable. Default value: 0 (0: HPF disabled; 1: HPF enabled) |
| HP_G_RST | Gyro digital HP filter reset. Default: 0 (0: gyro digital HP filter reset OFF; 1: gyro digital HP filter reset ON) |
| ROUNDING_ STATUS | Source register rounding function enable on <i>STATUS_REG (1Eh)</i> , <i>FUNC_SRC (53h)</i> and <i>WAKE_UP_SRC (1Bh)</i> registers. Default value: 0 (0: disabled; 1: enabled) |
| HPCF_G[1:0] | Gyroscope high-pass filter cutoff frequency selection. Default value: 00. Refer to <i>Table 65</i> . |

^{1.} Normal and low-power mode depends on the ODR setting, for details refer to *Table 51*.



| Table 65. Gyroscope | high-pass filter mode | configuration |
|---------------------|-----------------------|---------------|
|---------------------|-----------------------|---------------|

| HPCF_G1 | HPCF_G0 | High-pass filter cutoff frequency |
|---------|---------|-----------------------------------|
| 0 | 0 | 0.0081 Hz |
| 0 | 1 | 0.0324 Hz |
| 1 | 0 | 2.07 Hz |
| 1 | 1 | 16.32 Hz |

9.19 CTRL8_XL (17h)

Linear acceleration sensor control register 8 (r/w).

Table 66. CTRL8_XL register

| LPF2_XL_ EN | HPCF_ XL1 | HPCF_ XL0 | 0 ⁽¹⁾ | 0 ⁽¹⁾ | HP_SLOPE_X L_EN | 0 ⁽¹⁾ | LOW_PASS _ON_6D | |
|----------------|--------------|--------------|------------------|------------------|--------------------|------------------|--------------------|--|
|----------------|--------------|--------------|------------------|------------------|--------------------|------------------|--------------------|--|

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 67. CTRL8_XL register description

| LPF2_XL_EN | Accelerometer low-pass filter LPF2 selection. Refer to Figure 5. |
|----------------|---|
| HPCF_XL[1:0] | Accelerometer slope filter and high-pass filter configuration and cutoff setting. Refer to <i>Table 68</i> . It is also used to select the cutoff frequency of the LPF2 filter, as shown in <i>Table 69</i> . This low-pass filter can also be used in the 6D/4D functionality by setting the LOW_PASS_ON_6D bit of <i>CTRL8_XL</i> (17h) to 1. |
| HP_SLOPE_XL_EN | Accelerometer slope filter / high-pass filter selection. Refer to Figure 5. |
| LOW_PASS_ON_6D | Low-pass filter on 6D function selection. Refer to Figure 5. |

Table 68. Accelerometer slope and high-pass filter selection and cutoff frequency

| HPCF_XL[1:0] | Applied filter | HP filter cutoff frequency [Hz] |
|--------------|----------------|---------------------------------|
| 00 | Slope | ODR_XL/4 |
| 01 | High-pass | ODR_XL/100 |
| 10 | High-pass | ODR_XL/9 |
| 11 | High-pass | ODR_XL/400 |

Table 69. Accelerometer LPF2 cutoff frequency

| HPCF_XL[1:0] | LPF2 digital filter cutoff frequency [Hz] |
|--------------|---|
| 00 | ODR_XL/50 |
| 01 | ODR_XL/100 |
| 10 | ODR_XL/9 |
| 11 | ODR_XL/400 |

9.20 CTRL9_XL (18h)

Linear acceleration sensor control register 9 (r/w).

Table 70. CTRL9 XL register

| | | | | _ | • | | | |
|------------------|-----------------|--------|--------|--------|---------|------------------|------------------|---|
| 0 ⁽¹⁾ | 0 ⁽¹ | Zen_XL | Yen_XL | Xen_XL | SOFT_EN | 0 ⁽¹⁾ | 0 ⁽¹⁾ | l |

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 71. CTRL9_XL register description

| Zen_XL | Accelerometer Z-axis output enable. Default value: 1 (0: Z-axis output disabled; 1: Z-axis output enabled) |
|---------|---|
| Yen_XL | Accelerometer Y-axis output enable. Default value: 1 (0: Y-axis output disabled; 1: Y-axis output enabled) |
| Xen_XL | Accelerometer X-axis output enable. Default value: 1 (0: X-axis output disabled; 1: X-axis output enabled) |
| SOFT_EN | Enable soft-iron correction algorithm for magnetometer ⁽¹⁾ . Default value: 0 (0: soft-iron correction algorithm disabled; 1: soft-iron correction algorithm disabled) |

^{1.} This bit is effective if the IRON_EN bit of MASTER_CONFIG (1Ah) is set to 1.

9.21 CTRL10_C (19h)

Control register 10 (r/w).

Table 72. CTRL10_C register

| | 0 ⁽¹⁾ | 0 ⁽¹⁾ | Zen_G | Yen_G | Xen_G | FUNC_EN | PEDO_RST _STEP | SIGN_ MOTION_EN | |
|--|------------------|------------------|-------|-------|-------|---------|-------------------|--------------------|--|
|--|------------------|------------------|-------|-------|-------|---------|-------------------|--------------------|--|

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 73. CTRL10_C register description

| Zen_G | Gyroscope yaw axis (Z) output enable. Default value: 1 (0: Z-axis output disabled; 1: Z-axis output enabled) | | | | | |
|--------------------|--|--|--|--|--|--|
| Yen_G | Gyroscope roll axis (Y) output enable. Default value: 1 (0: Y-axis output disabled; 1: Y axis output enabled) | | | | | |
| Xen_G | Gyroscope pitch axis (X) output enable. Default value: 1 (0: X-axis output disabled; 1: X-axis output enabled) | | | | | |
| FUNC_EN | Enable embedded functionalities (pedometer, tilt, significant motion, sensor hub and ironing) and accelerometer HP and LPF2 filters (refer to <i>Figure 5</i>). Default value: 0 (0: disable functionalities of embedded functions and accelerometer filters; 1: enable functionalities of embedded functions and accelerometer filters) | | | | | |
| PEDO_RST_ STEP | Reset pedometer step counter. Default value: 0 (0: disabled; 1: enabled) | | | | | |
| SIGN_MOTION _EN | Enable significant motion function. Default value: 0 (0: disabled; 1: enabled) | | | | | |



9.22 MASTER_CONFIG (1Ah)

Master configuration register (r/w).

Table 74. MASTER_CONFIG register

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 75. MASTER_CONFIG register description

| DRDY_ON_ INT1 | Manage the Master DRDY signal on INT1 pad. Default: 0 (0: disable Master DRDY on INT1; 1: enable Master DRDY on INT1) | | | | | |
|-------------------------|---|--|--|--|--|--|
| DATA_VALID_ SEL_FIFO | Selection of FIFO data-valid signal. Default value: 0 (0: data-valid signal used to write data in FIFO is the XL/Gyro data-ready or step detection ⁽¹⁾ ; 1: data-valid signal used to write data in FIFO is the sensor hub data-ready) | | | | | |
| START_ CONFIG | Sensor Hub trigger signal selection. Default value: 0 (0: Sensor hub signal is the XL/Gyro data-ready; 1: Sensor hub signal external from INT2 pad.) | | | | | |
| PULL_UP_EN | Auxiliary I ² C pull-up. Default value: 0 (0: internal pull-up on auxiliary I ² C line disabled; 1: internal pull-up on auxiliary I ² C line enabled) | | | | | |
| PASS_THROUGH _MODE | I ² C interface pass-through. Default value: 0 (0: through disabled; 1: through enabled) | | | | | |
| IRON_EN | Enable hard-iron correction algorithm for magnetometer. Default value: 0 (0:hard-iron correction algorithm disabled; 1: hard-iron correction algorithm enabled) | | | | | |
| MASTER_ON | Sensor hub I ² C master enable. Default: 0 (0: master I ² C of sensor hub disabled; 1: master I ² C of sensor hub enabled) | | | | | |

If the TIMER_PEDO_FIFO_DRDY bit in FIFO_CTRL2(07h) is set to 0, the trigger for writing data in FIFO is XL/Gyro data-ready, otherwise it's the step detection.

9.23 WAKE_UP_SRC (1Bh)

Wake up interrupt source register (r).

Table 76. WAKE_UP_SRC register

| 0 ⁽¹⁾ | 0 ⁽¹⁾ | FF_IA | SLEEP_ STATE_IA | WU_IA | X_WU | Y_WU | Z_WU | |
|------------------|------------------|-------|--------------------|-------|------|------|------|--|
|------------------|------------------|-------|--------------------|-------|------|------|------|--|

^{1.} This bit must be set to '0' for the correct operation of the device.

577

Table 77. WAKE_UP_SRC register description

| FF_IA | Free-fall event detection status. Default: 0 (0: free-fall event not detected; 1: free-fall event detected) |
|--------------------|--|
| SLEEP_ STATE_IA | Sleep event status. Default value: 0 (0: sleep event not detected; 1: sleep event detected) |
| WU_IA | Wakeup event detection status. Default value: 0 (0: wakeup event not detected; 1: wakeup event detected.) |
| x_wu | Wakeup event detection status on X-axis. Default value: 0 (0: wakeup event on X-axis not detected; 1: wakeup event on X-axis detected) |
| Y_WU | Wakeup event detection status on Y-axis. Default value: 0 (0: wakeup event on Y-axis not detected; 1: wakeup event on Y-axis detected) |
| z_wu | Wakeup event detection status on Z-axis. Default value: 0 (0: wakeup event on Z-axis not detected; 1: wakeup event on Z-axis detected) |

9.24 TAP_SRC (1Ch)

Tap source register (r).

Table 78. TAP_SRC register

| 0 ⁽¹⁾ | TAP_IA | SINGLE_ TAP | DOUBLE_ TAP | TAP_SIGN | X_TAP | Y_TAP | Z_TAP | |
|------------------|--------|----------------|----------------|----------|-------|-------|-------|--|
|------------------|--------|----------------|----------------|----------|-------|-------|-------|--|

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 79. TAP_SRC register description

| TAP_IA | Tap event detection status. Default: 0 (0: tap event not detected; 1: tap event detected) |
|------------|---|
| SINGLE_TAP | Single-tap event status. Default value: 0 (0: single tap event not detected; 1: single tap event detected) |
| DOUBLE_TAP | Double-tap event detection status. Default value: 0 (0: double-tap event not detected; 1: double-tap event detected.) |
| TAP_SIGN | Sign of acceleration detected by tap event. Default: 0 (0: positive sign of acceleration detected by tap event; 1: negative sign of acceleration detected by tap event) |
| X_TAP | Tap event detection status on X-axis. Default value: 0 (0: tap event on X-axis not detected; 1: tap event on X-axis detected) |
| Y_TAP | Tap event detection status on Y-axis. Default value: 0 (0: tap event on Y-axis not detected; 1: tap event on Y-axis detected) |
| Z_TAP | Tap event detection status on Z-axis. Default value: 0 (0: tap event on Z-axis not detected; 1: tap event on Z-axis detected) |

9.25 D6D_SRC (1Dh)

Portrait, landscape, face-up and face-down source register (r)

Table 80. D6D_SRC register

| 0 ⁽¹⁾ |
|------------------|
|------------------|

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 81. D6D_SRC register description

| D6D_ IA | Interrupt active for change position portrait, landscape, face-up, face-down. Default value: 0 (0: change position not detected; 1: change position detected) |
|------------|---|
| ZH | Z-axis high event (over threshold). Default value: 0 (0: event not detected; 1: event (over threshold) detected) |
| ZL | Z-axis low event (under threshold). Default value: 0 (0: event not detected; 1: event (under threshold) detected) |
| YH | Y-axis high event (over threshold). Default value: 0 (0: event not detected; 1: event (over-threshold) detected) |
| YL | Y-axis low event (under threshold). Default value: 0 (0: event not detected; 1: event (under threshold) detected) |
| X_H | X-axis high event (over threshold). Default value: 0 (0: event not detected; 1: event (over threshold) detected) |
| X_L | X-axis low event (under threshold). Default value: 0 (0: event not detected; 1: event (under threshold) detected) |

9.26 STATUS_REG (1Eh)

Table 82. STATUS_REG register



Table 83. STATUS_REG register description

| EV_BOOT | Boot running flag signal. Default value: 0 (0: no boot running; 1: boot running) |
|---------|--|
| TDA | Temperature new data available. Default: 0 (0: no set of data is available at temperature sensor output; 1: a new set of data is available at temperature sensor output) |
| GDA | Gyroscope new data available. Default value: 0 (0: no set of data available at gyroscope output; 1: a new set of data is available at gyroscope output) |
| XLDA | Accelerometer new data available. Default value: 0 (0: no set of data available at accelerometer output; 1: a new set of data is available at accelerometer output) |

9.27 OUT_TEMP_L (20h), OUT_TEMP(21h)

Temperature data output register (r). L and H registers together express a 16-bit word in two's complement (r).

Table 84. OUT TEMP L register

| | | | _ | | 9 | | | | | |
|-------------------------------|--------|--------|--------|--------|--------|-------|-------|--|--|--|
| Temp7 | Temp6 | Temp5 | Temp4 | Temp3 | Temp2 | Temp1 | Temp0 | | | |
| Table 85. OUT_TEMP_H register | | | | | | | | | | |
| Temp15 | Temp14 | Temp13 | Temp12 | Temp11 | Temp10 | Temp9 | Temp8 | | | |

Table 86. OUT_TEMP register description

| Temp[15:0] | Temperature sensor output data |] |
|------------|--|---|
| remp[15.0] | The value is expressed as two's complement sign extended on the MSB. | |

9.28 OUTX_L_G (22h)

Angular rate sensor pitch axis (X) angular rate output register (r). The value is expressed as a 16-bit word in two's complement. (r)

Table 87. OUTX_L_G register

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|

Table 88. OUTX_L_G register description

| D[7:0] Pitch axis (X) angular rate value (LSbyte) | |
|---|--|
|---|--|

9.29 OUTX H G (23h)

Angular rate sensor pitch axis (X) angular rate output register (r). The value is expressed as a 16-bit word in two's complement. (r)

Table 89. OUTX_H_G register

| D15 D14 D13 D12 D11 D10 D9 D8 |
|---|
|---|

Table 90. OUTX_H_G register description

| D[15:8] | Pitch axis (X) angular rate value (MSbyte) |
|---------|--|
|---------|--|

9.30 OUTY_L_G (24h)

Angular rate sensor roll axis (Y) angular rate output register (r). The value is expressed as a 16-bit word in two's complement. (r).

Table 91. OUTY_L_G register

| D7 D6 D5 D4 D3 D2 D1 D0 |
|-------------------------|
|-------------------------|

Table 92. OUTY_L_G register description

9.31 OUTY_H_G (25h)

Angular rate sensor roll axis (Y) angular rate output register (r). The value is expressed as a 16-bit word in two's complement. (r).

Table 93. OUTY_H_G register

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
|-----|-----|-----|-----|-----|-----|----|----|

Table 94. OUTY_H_G register description

| D[15:8] | Roll axis (Y) angular rate value (MSbyte) |
|---------|---|
|---------|---|

9.32 OUTZ_L_G (26h)

Angular rate sensor yaw axis (Z) angular rate output register (r). The value is expressed as a 16-bit word in two's complement. (r).

Table 95. OUTZ_L_G register

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
| | _ | _ | | _ | | | |

Table 96. OUTZ_L_G register description

| D | [7:0] | Yaw axis (Z) angular rate value (LSbyte) | |
|---|-------|--|--|
|---|-------|--|--|

9.33 **OUTZ_H_G** (27h)

Angular rate sensor Yaw axis (Z) angular rate output register (r). The value is expressed as a 16-bit word in two's complement.

Table 97. OUTZ_H_G register

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
|-----|-----|-----|-----|-----|-----|----|----|

Table 98. OUTZ_H_G register description

| D[15:8] | Yaw axis (Z) angular rate value (MSbyte) | |
|---------|--|--|
|---------|--|--|

9.34 OUTX_L_XL (28h)

Linear acceleration sensor X-axis output register (r). The value is expressed as a 16-bit word in two's complement.

Table 99. OUTX_L_XL register

| D7 D6 D5 D4 | 03 D2 D1 D0 |
|-------------|-------------|
|-------------|-------------|

Table 100. OUTX_L_XL register description

| D[7:0] | X-axis linear acceleration value (LSbyte) |
|--------|---|
|--------|---|

9.35 OUTX_H_XL (29h)

Linear acceleration sensor X-axis output register (r). The value is expressed as a 16-bit word in two's complement.

Table 101. OUTX_H_XL register

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | |
|-----|-----|-----|-----|-----|-----|----|----|--|

Table 102. OUTX_H_XL register description

| D[15:8] | X-axis linear acceleration value (MSbyte) |] |
|---------|---|---|
|---------|---|---|

9.36 OUTY_L_XL (2Ah)

Linear acceleration sensor Y-axis output register (r). The value is expressed as a 16-bit word in two's complement.

Table 103. OUTY_L_XL register

| D7 D6 D5 D4 D3 D2 D1 D0 |
|-------------------------|
|-------------------------|

Table 104. OUTY_L_XL register description

| D[7:0] Y-axis linear acceleration value (LSbyte) | D[7:0] |
|--|--------|
|--|--------|

9.37 OUTY_H_XL (2Bh)

Linear acceleration sensor Y-axis output register (r). The value is expressed as a 16-bit word in two's complement.

Table 105. OUTY_H_G register

| D15 D14 D | 13 D12 D11 | D10 D9 | D8 |
|-----------|------------|--------|----|
|-----------|------------|--------|----|

Table 106. OUTY_H_G register description

| D[15.6] 1-axis illear acceleration value (MSbyte) | | D[15:8] | Y-axis linear acceleration value (MSbyte) |
|---|--|---------|---|
|---|--|---------|---|

9.38 OUTZ_L_XL (2Ch)

Linear acceleration sensor Z-axis output register (r). The value is expressed as a 16-bit word in two's complement.

Table 107. OUTZ_L_XL register

| | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|-----|----|----|----|----|----|----|----|----|
| - 1 | 1 | | | | | | | 1 |

Table 108. OUTZ_L_XL register description

| D[7:0] | Z-axis linear acceleration value (LSbyte) |
|--------|---|
|--------|---|

9.39 OUTZ_H_XL (2Dh)

Linear acceleration sensor Z-axis output register (r). The value is expressed as a 16-bit word in two's complement.

Table 109. OUTZ_H_XL register

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | |
|-----|-----|-----|-----|-----|-----|----|----|--|

Table 110. OUTZ_H_XL register description

| D[15:8] | Z-axis linear acceleration value (MSbyte) |
|---------|---|
|---------|---|

9.40 SENSORHUB1_REG (2Eh)

First byte associated to external sensors. The content of the register is consistent with the SLAVEx CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 111. SENSORHUB1_REG register

| SHub1_7 | SHub1_6 | SHub1_5 | SHub1_4 | SHub1_3 | SHub1_2 | SHub1_1 | SHub1_0 | ı |
|---------|---------|---------|---------|---------|---------|---------|---------|---|
|---------|---------|---------|---------|---------|---------|---------|---------|---|

Table 112. SENSORHUB1_REG register description

| SHub1_[7:0] | First byte associated to external sensors |
|-------------|---|
|-------------|---|

9.41 SENSORHUB2_REG (2Fh)

Second byte associated to external sensors. The content of the register is consistent with the SLAVEx CONFIG number of read operations configurations (for external sensors from x = 0 to x = 3).

Table 113. SENSORHUB2_REG register

| SHub2_7 | SHub2_6 | SHub2_5 | SHub2_4 | SHub2_3 | SHub2_2 | SHub2_1 | SHub2_0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|---------|---------|---------|---------|---------|---------|---------|---------|

Table 114. SENSORHUB2_REG register description

SHub2_[7:0] Second byte associated to external sensors

9.42 SENSORHUB3_REG (30h)

Third byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operations configurations (for external sensors from x = 0 to x = 3).

Table 115. SENSORHUB3_REG register

Table 116. SENSORHUB3_REG register description

9.43 SENSORHUB4_REG (31h)

Fourth byte associated to external sensors. The content of the register is consistent with the SLAVEx CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 117. SENSORHUB4_REG register

| SHub4_7 | SHub4_6 | SHub4_5 | SHub4_4 | SHub4_3 | SHub4_2 | SHub4_1 | SHub4_0 | |
|---------|---------|---------|---------|---------|---------|---------|---------|--|
|---------|---------|---------|---------|---------|---------|---------|---------|--|

Table 118. SENSORHUB4_REG register description

SHub4_[7:0] Fourth byte associated to external sensors

9.44 SENSORHUB5_REG (32h)

Fifth byte associated to external sensors. The content of the register is consistent with the SLAVEx CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 119. SENSORHUB5_REG register

| SHub5_7 | SHub5_6 | SHub5_5 | SHub5_4 | SHub5_3 | SHub5_2 | SHub5_1 | SHub5_0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
|---------|---------|---------|---------|---------|---------|---------|---------|

Table 120. SENSORHUB5_REG register description

SHub5_[7:0] Fifth byte associated to external sensors

9.45 SENSORHUB6_REG (33h)

Sixth byte associated to external sensors. The content of the register is consistent with the SLAVEx CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 121. SENSORHUB6_REG register

| SHub6_ | SHub6_6 | SHub6_5 | SHub6_4 | SHub6_3 | SHub6_2 | SHub6_1 | SHub6_0 |
|--------|---------|---------|---------|---------|---------|---------|---------|
|--------|---------|---------|---------|---------|---------|---------|---------|

Table 122. SENSORHUB6_REG register description

SHub6_[7:0] Sixth byte associated to external sensors

9.46 SENSORHUB7_REG (34h)

Seventh byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 123. SENSORHUB7_REG register

Table 124. SENSORHUB7_REG register description

SHub7_[7:0] Seventh byte associated to external sensors

9.47 SENSORHUB8_REG(35h)

Eighth byte associated to external sensors. The content of the register is consistent with the SLAVEx CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 125. SENSORHUB8_REG register

| SHub8_7 SH | Hub8_6 SHub8 | _5 SHub8_4 | SHub8_3 | SHub8_2 | SHub8_1 | SHub8_0 |
|------------|--------------|------------|---------|---------|---------|---------|
|------------|--------------|------------|---------|---------|---------|---------|

Table 126. SENSORHUB8_REG register description

SHub8_[7:0] | Eighth byte associated to external sensors

9.48 SENSORHUB9_REG (36h)

Ninth byte associated to external sensors. The content of the register is consistent with the SLAVEx CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 127. SENSORHUB9_REG register

| SHub9 | SHub9_6 | SHub9_5 | SHub9_4 | SHub9_3 | SHub9_2 | SHub9_1 | SHub9_0 | Ì |
|-------|---------|---------|---------|---------|---------|---------|---------|---|
|-------|---------|---------|---------|---------|---------|---------|---------|---|

Table 128. SENSORHUB9_REG register description

SHub9_[7:0] Ninth byte associated to external sensors

9.49 SENSORHUB10_REG (37h)

Tenth byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 129. SENSORHUB10_REG register

| | SHub10_7 | SHub10_6 | SHub10_5 | SHub10_4 | SHub10_3 | SHub10_2 | SHub10_1 | SHub10_0 | |
|--|----------|----------|----------|----------|----------|----------|----------|----------|--|
|--|----------|----------|----------|----------|----------|----------|----------|----------|--|

Table 130. SENSORHUB10_REG register description

SHub10_[7:0] | Tenth byte associated to external sensors

9.50 SENSORHUB11_REG (38h)

Eleventh byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 131. SENSORHUB11_REG register

| SHub11_7 SHub11_6 SHub11_5 SHub11_4 SHub11_3 SHub11_2 SHub11_1 |
|--|
|--|

Table 132. SENSORHUB11_REG register description

SHub11_[7:0] Eleventh byte associated to external sensors

9.51 SENSORHUB12_REG(39h)

Twelfth byte associated to external sensors. The content of the register is consistent with the SLAVEx CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 133. SENSORHUB12_REG register

| SHub12_7 SHub12_6 SHub12_5 SHub12_4 SHub12_3 SHub12_2 SHub12_1 SHub12 | SHub12_7 | SHub12_6 | SHub12_5 | SHub12_4 | SHub12_3 | SHub12_2 | SHub12_1 | SHub12_0 |
|---|----------|----------|----------|----------|----------|----------|----------|----------|
|---|----------|----------|----------|----------|----------|----------|----------|----------|

Table 134. SENSORHUB12_REG register description

| SHub12[7:0] | Twelfth byte associated to external sensors |
|-------------|---|
|-------------|---|

9.52 **FIFO_STATUS1** (3Ah)

FIFO status control register (r). For a proper reading of the register, it is recommended to set the BDU bit in *CTRL3_C* (12h) to 1.

Table 135. FIFO_STATUS1 register

| DIFF_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FIFO_7 | FIFO_6 | FIFO_5 | FIFO_4 | FIFO_3 | FIFO_2 | FIFO_1 | FIFO_0 |

Table 136. FIFO_STATUS1 register description

| DIFF_FIFO_[7:0] | Number of unread words (16-bit axes) stored in FIFO ⁽¹⁾ . |
|-----------------|--|

^{1.} For a complete number of unread samples, consider DIFF_FIFO [11:8] in FIFO_STATUS2 (3Bh)

9.53 FIFO_STATUS2 (3Bh)

FIFO status control register (r). For a proper reading of the register, it is recommended to set the BDU bit in *CTRL3_C* (12h) to 1.

Table 137. FIFO_STATUS2 register

| FTH | FIFO_ | FIFO_ | FIFO_ | DIFF_ | DIFF_ | DIFF_ | DIFF_ |
|-----|----------|-------|-------|---------|---------|--------|--------|
| | OVER_RUN | FULL | EMPTY | FIFO_11 | FIFO_10 | FIFO_9 | FIFO_8 |

Table 138. FIFO_STATUS2 register description

| FTH | FIFO watermark status. Default value: 0 (0: FIFO filling is lower than watermark level ⁽¹⁾ ; 1: FIFO filling is equal to or higher than the watermark level) |
|-----------------|---|
| FIFO_OVER_RUN | FIFO overrun status. Default value: 0 (0: FIFO is not completely filled; 1: FIFO is completely filled) |
| FIFO_FULL | FIFO full status. Default value: 0 (0: FIFO is not full; 1: FIFO will be full at the next ODR) |
| FIFO_EMPTY | FIFO empty bit. Default value: 0 (0: FIFO contains data; 1: FIFO is empty) |
| DIFF_FIFO_[7:0] | Number of unread words (16-bit axes) stored in FIFO ⁽²⁾ . |

^{1.} FIFO watermark level is set in FTH_[11:0] in FIFO_CTRL1 (06h) and FIFO_CTRL2 (07h)

^{2.} For a complete number of unread samples, consider DIFF_FIFO [11:8] in FIFO_STATUS1 (3Ah)

9.54 FIFO_STATUS3 (3Ch)

FIFO status control register (r). For a proper reading of the register, it is recommended to set the BDU bit in CTRL3_C (12h) to 1.

Table 139. FIFO_STATUS3 register

| FIFO_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PATTERN |
| _7 | _6 | _5 | _4 | _3 | _2 | _1 | _0 |

Table 140. FIFO_STATUS3 register description

| FIFO_ PATTERN_[7:0] | Word of recursive pattern read at the next reading. |
|------------------------|---|
|------------------------|---|

9.55 FIFO_STATUS4 (3Dh)

FIFO status control register (r). For a proper reading of the register, it is recommended to set the BDU bit in CTRL3_C (12h) to 1.

Table 141. FIFO_STATUS4 register

| 0 ⁽¹⁾ | FIFO_ PATTERN_9 | FIFO_ PATTERN_8 |
|------------------|------------------|------------------|------------------|------------------|------------------|--------------------|--------------------|
|------------------|------------------|------------------|------------------|------------------|------------------|--------------------|--------------------|

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 142. FIFO_STATUS4 register description

| FIFO_ PATTERN_[9:8] | Word of recursive pattern read at the next reading. |
|------------------------|---|
|------------------------|---|

9.56 FIFO_DATA_OUT_L (3Eh)

FIFO data output register (r). For a proper reading of the register, it is recommended to set the BDU bit in CTRL3_C (12h) to 1.

Table 143. FIFO_DATA_OUT_L register

| DATA_ |
|----------|----------|----------|----------|----------|----------|----------|----------|
| OUT_ |
| FIFO_L_7 | FIFO_L_6 | FIFO_L_5 | FIFO_L_4 | FIFO_L_3 | FIFO_L_2 | FIFO_L_1 | FIFO_L_0 |

Table 144. FIFO_DATA_OUT_L register description

| DATA_OUT_FIFO_L_[7:0] | FIFO data output (first byte) |
|-----------------------|-------------------------------|
|-----------------------|-------------------------------|

9.57 FIFO_DATA_OUT_H (3Fh)

FIFO data output register (r). For a proper reading of the register, it is recommended to set the BDU bit in CTRL3_C (12h) to 1.

Table 145. FIFO_DATA_OUT_H register

| DATA_ |
|----------|----------|----------|----------|----------|----------|----------|----------|
| OUT_ |
| FIFO_H_7 | FIFO_H_6 | FIFO_H_5 | FIFO_H_4 | FIFO_H_3 | FIFO_H_2 | FIFO_H_1 | FIFO_H_0 |

Table 146. FIFO_DATA_OUT_H register description

| DATA_OUT_FIFO_H_[7:0] | FIFO data output (second byte) |
|-----------------------|--------------------------------|
|-----------------------|--------------------------------|

9.58 TIMESTAMP0_REG (40h)

Time stamp first byte data output register (r). The value is expressed as a 24-bit word and the bit resolution is defined by setting the value in *WAKE_UP_DUR* (5Ch).

Table 147. TIMESTAMP0_REG register

| TIMESTA |
|---------|---------|---------|---------|---------|---------|---------|---------|
| MP0_7 | MP0_6 | MP0_5 | MP0_4 | MP0_3 | MP0_2 | MP0_1 | MP0_0 |

Table 148. TIMESTAMP0_REG register description

| TIMESTAMP0_[7:0] | TIMESTAMP first byte data output | |
|------------------|----------------------------------|--|
|------------------|----------------------------------|--|

9.59 **TIMESTAMP1_REG** (41h)

Time stamp second byte data output register (r). The value is expressed as a 24-bit word and the bit resolution is defined by setting value in *WAKE_UP_DUR* (5Ch).

Table 149. TIMESTAMP1_REG register

| TIMESTA |
|---------|---------|---------|---------|---------|---------|---------|---------|
| MP1_7 | MP1_6 | MP1_5 | MP1_4 | MP1_3 | MP1_2 | MP1_1 | MP1_0 |

Table 150. TIMESTAMP1_REG register description

| TIMESTAMP1_[7:0] | TIMESTAMP second byte data output |
|------------------|-----------------------------------|
|------------------|-----------------------------------|

9.60 TIMESTAMP2_REG (42h)

Time stamp third byte data output register (r/w). The value is expressed as a 24-bit word and the bit resolution is defined by setting the value in *WAKE_UP_DUR* (5Ch). To reset the timer, the AAh value has to be stored in this register.

Table 151. TIMESTAMP2_REG register

| TIMESTA |
|---------|---------|---------|---------|---------|---------|---------|---------|
| MP2_7 | MP2_6 | MP2_5 | MP2_4 | MP2_3 | MP2_2 | MP2_1 | MP2_0 |

Table 152. TIMESTAMP2_REG register description



9.61 STEP_TIMESTAMP_L (49h)

Step counter timestamp information register (r). When a step is detected, the value of TIMESTAMP_REG1 register is copied in STEP_TIMESTAMP_L.

Table 153. STEP_TIMESTAMP_L register

| Γ | STEP_ |
|---|---------|---------|---------|---------|---------|---------|---------|---------|
| | TIMESTA |
| | MP_L_7 | MP_L_6 | MP_L_5 | MP_L_4 | MP_L_3 | MP_L_2 | MP_L_1 | MP_L_0 |

Table 154. STEP_TIMESTAMP_L register description

| STEP_TIMESTAMP_L[7:0] | Timestamp of last step detected. |
|-----------------------|----------------------------------|
|-----------------------|----------------------------------|

9.62 STEP_TIMESTAMP_H (4Ah)

Step counter timestamp information register (r). When a step is detected, the value of TIMESTAMP_REG2 register is copied in STEP_TIMESTAMP_H.

Table 155. STEP_TIMESTAMP_H register

| STEP_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TIMESTA |
| MP_H_7 | MP_H_6 | MP_H_5 | MP_H_4 | MP_H_3 | MP_H_2 | MP_H_1 | MP_H_0 |

Table 156. STEP_TIMESTAMP_H register description

| STEP_TIMESTAMP_H[7:0] | Timestamp of last step detected. |
|-----------------------|----------------------------------|
|-----------------------|----------------------------------|

9.63 STEP_COUNTER_L (4Bh)

Step counter output register (r).

Table 157. STEP_COUNTER_L register

| STEP_CO |
|---------|---------|---------|---------|---------|---------|---------|---------|
| UNTER_L |
| _7 | _6 | _5 | _4 | _3 | _2 _ | _1 _ | _0 _ |

Table 158. STEP_COUNTER_L register description

| STEP_COUNTER_L_[7:0] | Step counter output (LSbyte) |
|----------------------|------------------------------|
|----------------------|------------------------------|

9.64 STEP_COUNTER_H (4Ch)

Step counter output register (r).

Table 159. STEP_COUNTER_H register

| STEP_CO |
|---------|---------|---------|---------|---------|---------|---------|---------|
| UNTER_H |
| _7 | _6 | _5 | _4 | _3 | _2 _ | _1 _ | _0 _ |

Table 160. STEP_COUNTER_H register description

| STEP COUNTER H [7:0] | Step counter output (MSbyte) |
|--|------------------------------|
| [O 1 L1 _ O O O N 1 L N _ 1 1 _ [1 . 0] | Otep counter output (Mobyte) |



9.65 SENSORHUB13_REG (4Dh)

Thirteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 161. SENSORHUB13_REG register

| | | SHub13_7 | SHub13_6 | SHub13_5 | SHub13_4 | SHub13_3 | SHub13_2 | SHub13_1 | SHub13_0 |
|--|--|----------|----------|----------|----------|----------|----------|----------|----------|
|--|--|----------|----------|----------|----------|----------|----------|----------|----------|

Table 162. SENSORHUB13_REG register description

| SHub13_[7:0] |
|--------------|
|--------------|

9.66 SENSORHUB14_REG (4Eh)

Fourteenth byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 163. SENSORHUB14_REG register

| | Γ | SHub14 7 | SHub14 6 | SHub14 5 | SHub14 4 | SHub14 3 | SHub14 2 | SHub14 1 | SHub14 0 |
|--|---|----------|----------|----------|----------|----------|----------|----------|----------|
|--|---|----------|----------|----------|----------|----------|----------|----------|----------|

Table 164. SENSORHUB14_REG register description

| SHub14_[7:0] | Fourteenth byte associated to external sensors |
|--------------|--|
|--------------|--|

9.67 SENSORHUB15_REG (4Fh)

Fifteenth byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 165. SENSORHUB15_REG register

| SHub15 7 | SHub15 6 | SHub15 5 | SHub15 4 | SHub15 3 | SHub15 2 | SHub15 1 | SHub15 0 |
|----------|-------------|---------------|--------------------------|-----------------|--------------|----------|-------------|
| | · · · · - · | - · · · · - · | _ · · · · · _ | - · · · · - · - | - | | - · · · · · |

Table 166. SENSORHUB15 REG register description

| SHub15_[7:0] | Fifteenth byte associated to external sensors |
|--------------|---|
|--------------|---|

9.68 SENSORHUB16_REG (50h)

Sixteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 167. SENSORHUB16_REG register

| SHub16 7 | SHub16 6 | SHub16 5 | SHub16 4 | SHub16 3 | SHub16 2 | SHub16 1 | SHub16 0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| | _ | _ | _ | _ | _ | _ | _ |

Table 168. SENSORHUB16_REG register description

| SHub16_[7:0] | Sixteenth byte associated to external sensors |
|--------------|---|
|--------------|---|

Register description LSM6DS3

9.69 **SENSORHUB17_REG** (51h)

Seventeenth byte associated to external sensors. The content of the register is consistent with the SLAVEx CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 169. SENSORHUB17_REG register

| | ſ | SHub17_7 | SHub17 6 | SHub17 5 | SHub17 4 | SHub17 3 | SHub17 2 | SHub17 1 | SHub17 0 |
|--|---|----------|----------|----------|----------|----------|----------|----------|----------|
|--|---|----------|----------|----------|----------|----------|----------|----------|----------|

Table 170. SENSORHUB17_REG register description

| SHub17_[7:0] Seventeenth byte associated to external sensors |
|--|
|--|

9.70 **SENSORHUB18_REG** (52h)

Eighteenth byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 171. SENSORHUB18_REG register

| | SHub18 7 | SHub18 6 | SHub18 5 | SHub18 4 | SHub18 3 | SHub18 2 | SHub18 1 | SHub18 0 |
|-----|----------|----------|----------|----------|----------|----------|----------|----------|
| - 1 | | | | | | | | |

Table 172. SENSORHUB18_REG register description

| SHub18_[7:0] | Eighteenth byte associated to external sensors |
|--------------|--|
|--------------|--|

9.71 FUNC_SRC (53h)

Significant motion, tilt, step detector, hard/soft-iron and sensor hub interrupt source register (r).

Table 173. FUNC_SRC register

| STEP_ COUNT _DELTA _IA | SIGN_ MOTION_IA | TILT_IA | STEP_ DETECTED | STEP_ OVERFLOW | 0 ⁽¹⁾ | SI_END_ OP | SENSOR HUB_ END_OP |
|---------------------------------|--------------------|---------|-------------------|-------------------|------------------|---------------|--------------------------|
|---------------------------------|--------------------|---------|-------------------|-------------------|------------------|---------------|--------------------------|

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 174. FUNC_SRC register description

| STEP COUNT | Pedometer step recognition on delta time status. Default value: 0 | | | | |
|------------|--|--|--|--|--|
| DELTA IA | (0: no step recognized during delta time; 1: at least one step recognized during | | | | |
| | delta time) | | | | |
| SIGN_ | Significant motion event detection status. Default value: 0 | | | | |
| MOTION_IA | (0: significant motion event not detected; 1: significant motion event detected) | | | | |
| TILT IA | Tilt event detection status. Default value: 0 | | | | |
| TILT_IA | (0: tilt event not detected; 1: tilt event detected) | | | | |
| STEP_ | Step detector event detection status. Default value: 0 | | | | |
| DETECTED | (0: step detector event not detected; 1: step detector event detected) | | | | |
| STEP_ | Step counter overflow status. Default value: 0 | | | | |
| OVERFLOW | (0: step counter value < 2 ¹⁶ ; 1: step counter value reached 2 ¹⁶) | | | | |
| SI END OP | Hard/soft-iron calculation status. Default value: 0 | | | | |
| SI_END_OP | (0: Hard/soft-iron calculation not concluded; 1: Hard/soft-iron calculation concluded) | | | | |
| SENSORHUB | Sensor hub communication status. Default value: 0 | | | | |
| END OP | (0: sensor hub communication not concluded; | | | | |
| | 1: sensor hub communication concluded) | | | | |

9.72 TAP_CFG (58h)

Time stamp, pedometer, tilt, filtering, and tap recognition functions configuration register (r/w).

Table 175. TAP_CFG register

| TIMER_ EN | PEDO_EN | TILT_EN | SLOPE _FDS | TAP_X_EN | TAP_Y_EN | TAP_Z_EN | LIR |
|--------------|---------|---------|---------------|----------|----------|----------|-----|
|--------------|---------|---------|---------------|----------|----------|----------|-----|

Table 176. TAP_CFG register description

| | <u></u> |
|-----------|--|
| TIMER_EN | Time stamp count enable, output data are collected in <i>TIMESTAMP0_REG</i> (40h), <i>TIMESTAMP1_REG</i> (41h), <i>TIMESTAMP2_REG</i> (42h) register. Default: 0 (0: time stamp count disabled; 1: time stamp count enabled) |
| PEDO_EN | Pedometer algorithm enable. Default value: 0 (0: pedometer algorithm disabled; 1: pedometer algorithm enabled) |
| TILT_EN | Tilt calculation enable. Default value: 0 (0: tilt calculation disabled; 1: tilt calculation enabled.) |
| SLOPE_FDS | Enable accelerometer HP and LPF2 filters (refer to <i>Figure 5</i>). Default value: 0 (0: disable; 1: enable) |
| TAP_X_EN | Enable X direction in tap recognition. Default value: 0 (0: X direction disabled; 1:X direction enabled) |
| TAP_Y_EN | Enable Y direction in tap recognition. Default value: 0 (0: Y direction disabled; 1:Y direction enabled) |
| TAP_Z_EN | Enable Z direction in tap recognition. Default value: 0 (0: Z direction disabled; 1:Z direction enabled) |
| LIR | Latched Interrupt. Default value: 0 (0: interrupt request not latched; 1: interrupt request latched) |

9.73 TAP_THS_6D (59h)

Portrait/landscape position and tap function threshold register (r/w).

Table 177. TAP_THS_6D register

| D4D EN | SIXD_THS | SIXD_THS | TAP_THS | TAP_THS | TAP_THS | TAP_THS | TAP_THS |
|--------|----------|----------|---------|---------|---------|---------|---------|
| D4D_EN | 1 | 0 | 4 | 3 | 2 | 1 | 0 |

Table 178. TAP_THS_6D register description

| D4D_EN | 4D orientation detection enable. Z-axis position detection is disabled. Default value: 0 (0: enabled; 1: disabled) |
|---------------|--|
| SIXD_THS[1:0] | Threshold for D6D function. Default value: 00 For details, refer to <i>Table 179</i> . |
| TAP_THS[4:0] | Threshold for tap recognition. Default value: 00000 |



Register description LSM6DS3

Table 179. Threshold for D4D/D6D function

| SIXD_THS[1:0] | Threshold value |
|---------------|-----------------|
| 00 | 80 degrees |
| 01 | 70 degrees |
| 10 | 60 degrees |
| 11 | 50 degrees |

9.74 INT_DUR2 (5Ah)

Tap recognition function setting register (r/w).

Table 180. INT_DUR2 register

|--|

Table 181. INT_DUR2 register description

| DUR[3:0] | Duration of maximum time gap for double tap recognition. Default: 0000 When double tap recognition is enabled, this register expresses the maximum time between two consecutive detected taps to determine a double tap event. The default value of these bits is 0000b which corresponds to 16*ODR_XL time. If the DUR[3:0] bits are set to a different value, 1LSB corresponds to 32*ODR_XL time. |
|------------|---|
| QUIET[1:0] | Expected quiet time after a tap detection. Default value: 00 Quiet time is the time after the first detected tap in which there must not be any overthreshold event. The default value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different value, 1LSB corresponds to 4*ODR_XL time. |
| SHOCK[1:0] | Maximum duration of overthreshold event. Default value: 00 Maximum duration is the maximum time of an overthreshold signal detection to be recognized as a tap event. The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a different value, 1LSB corresponds to 8*ODR_XL time. |

9.75 **WAKE_UP_THS** (5Bh)

Single and double-tap function threshold register (r/w).

Table 182. WAKE_UP_THS register

| SINGLE_ | | | | | | | |
|---------|------------|---------|---------|---------|---------|---------|---------|
| DOUBLE | INACTIVITY | WK_THS5 | WK_THS4 | WK_THS3 | WK_THS2 | WK_THS1 | WK_THS0 |
| _TAP | | | | | | | |

Table 183. WAKE_UP_THS register description

| SINGLE_DOUBLE_TAP | Single/double-tap event enable. Default: 0 (0: only single-tap event enabled; 1: both single and double-tap events enabled) |
|-------------------|---|
| INACTIVITY | Inactivity event enable. Default value: 0 (0: sleep disabled; 1: sleep enabled) |
| WK_THS[5:0] | Threshold for wakeup. Default value: 000000 |

9.76 **WAKE_UP_DUR** (5Ch)

Free-fall, wakeup, time stamp and sleep mode functions duration setting register (r/w).

Table 184. WAKE_UP_DUR register

| FF DUR5 | WAKE_ | WAKE_ | TIMER_ | SLEEP_ | SLEEP_ | SLEEP_ | SLEEP_ |
|---------|-------|-------|--------|--------|--------|--------|--------|
| FF_DOK5 | DUR1 | DUR0 | HR _ | DUR3 | DUR2 | DUR1 | DUR0 |

Table 185. WAKE UP DUR register description

| | ' | | | | |
|----------------|---|--|--|--|--|
| | Free fall duration event. Default: 0 | | | | |
| FF_DUR5 | For the complete configuration of the free-fall duration, refer to FF_DUR[4:0] in | | | | |
| | FREE_FALL (5Dh) configuration. | | | | |
| WAKE DUR[1:0] | ake up duration event. Default: 00 | | | | |
| WAKE_DUR[1.0] | 1LSB = 1 ODR_time | | | | |
| TIMER HR | Time stamp register resolution setting ⁽¹⁾ . Default value: 0 | | | | |
| IIIVIEK_FIK | (0: 1LSB = 6.4 ms; 1: 1LSB = 25 μs) | | | | |
| CLEED DUDIS:01 | Duration to go in sleep mode. Default value: 0000 | | | | |
| SLEEP_DUR[3:0] | 1 LSB = 512 ODR | | | | |

^{1.} Configuration of this bit affects TIMESTAMPO_REG (40h), TIMESTAMP1_REG (41h), TIMESTAMP2_REG (42h), STEP_TIMESTAMP_L (49h), STEP_TIMESTAMP_H (4Ah), and STEP_COUNT_DELTA (15h) registers.

9.77 FREE_FALL (5Dh)

Free-fall function duration setting register (r/w).

Table 186. FREE_FALL register

| | | | | _ | | | |
|---------|---------|---------|---------|---------|---------|---------|---------|
| FF_DUR4 | FF_DUR3 | FF_DUR2 | FF_DUR1 | FF_DUR0 | FF_THS2 | FF_THS1 | FF_THS0 |

Table 187. FREE_FALL register description

| | Free-fall duration event. Default: 0 |
|--------------|---|
| FF_DUR[4:0] | For the complete configuration of the free fall duration, refer to FF_DUR5 in WAKE_UP_DUR (5Ch) configuration |
| FF THS[2:0] | Free fall threshold setting. Default: 000 |
| FF_1FIS[2.0] | For details refer to <i>Table 188</i> . |



Register description LSM6DS3

Table 188. Threshold for free-fall function

| FF_THS[2:0] | Threshold value |
|-------------|-----------------|
| 000 | 156 mg |
| 001 | 219 mg |
| 010 | 250 mg |
| 011 | 312 mg |
| 100 | 344 mg |
| 101 | 406 mg |
| 110 | 469 mg |
| 111 | 500 mg |

9.78 MD1_CFG (5Eh)

Functions routing on INT1 register (r/w).

Table 189. MD1_CFG register

| | INT1_ INACT_ STATE | INT1_ SINGLE_ TAP | INT1_WU | INT1_FF | INT1_ DOUBLE_ TAP | INT1_6D | INT1_TILT | INT1_ TIMER | |
|--|--------------------------|-------------------------|---------|---------|-------------------------|---------|-----------|----------------|--|
|--|--------------------------|-------------------------|---------|---------|-------------------------|---------|-----------|----------------|--|

Table 190. MD1_CFG register description

| INT1_INACT_ STATE | Routing on INT1 of inactivity mode. Default: 0 (0: routing on INT1 of inactivity disabled; 1: routing on INT1 of inactivity enabled) |
|----------------------|---|
| INT1_SINGLE_ TAP | Single-tap recognition routing on INT1. Default: 0 (0: routing of single-tap event on INT1 disabled; 1: routing of single-tap event on INT1 enabled) |
| INT1_WU | Routing of wakeup event on INT1. Default value: 0 (0: routing of wakeup event on INT1 disabled; 1: routing of wakeup event on INT1 enabled) |
| INT1_FF | Routing of free-fall event on INT1. Default value: 0 (0: routing of free-fall event on INT1 disabled; 1: routing of free-fall event on INT1 enabled) |
| INT1_DOUBLE _TAP | Routing of tap event on INT1. Default value: 0 (0: routing of double-tap event on INT1 disabled; 1: routing of double-tap event on INT1 enabled) |
| INT1_6D | Routing of 6D event on INT1. Default value: 0 (0: routing of 6D event on INT1 disabled; 1: routing of 6D event on INT1 enabled) |
| INT1_TILT | Routing of tilt event on INT1. Default value: 0 (0: routing of tilt event on INT1 disabled; 1: routing of tilt event on INT1 enabled) |
| INT1_TIMER | Routing of end counter event of timer on INT1. Default value: 0 (0: routing of end counter event of timer on INT1 disabled; 1: routing of end counter event of timer event on INT1 enabled) |

9.79 MD2_CFG (5Fh)

Functions routing on INT2 register (r/w).

Table 191. MD2_CFG register

| INT2_ INACT_ | INT2_ SINGLE_ | INT2_WU | INT2_FF | INT2_ DOUBLE_ | INT2_6D | INT2_TILT | INT2_ IRON |
|-----------------|------------------|---------|---------|------------------|---------|-----------|---------------|
| STATE | TAP | | | TAP | | | |

Table 192. MD2_CFG register description

| INT2_INACT_ | Routing on INT2 of inactivity mode. Default: 0 |
|-------------|---|
| STATE | (0: routing on INT2 of inactivity disabled; 1: routing on INT2 of inactivity enabled) |
| INT2 SINGLE | Single-tap recognition routing on INT2. Default: 0 |
| TAP | (0: routing of single-tap event on INT2 disabled; |
| | 1: routing of single-tap event on INT2 enabled) |
| | Routing of wakeup event on INT2. Default value: 0 |
| INT2_WU | (0: routing of wakeup event on INT2 disabled; |
| | 1: routing of wake-up event on INT2 enabled) |
| | Routing of free-fall event on INT2. Default value: 0 |
| INT2_FF | (0: routing of free-fall event on INT2 disabled; |
| | 1: routing of free-fall event on INT2 enabled) |
| INT2 DOUBLE | Routing of tap event on INT2. Default value: 0 |
| TAP | (0: routing of double-tap event on INT2 disabled; |
| -'' " | 1: routing of double-tap event on INT2 enabled) |
| INT2 6D | Routing of 6D event on INT2. Default value: 0 |
| IN12_0D | (0: routing of 6D event on INT2 disabled; 1: routing of 6D event on INT2 enabled) |
| INITO TILT | Routing of tilt event on INT2. Default value: 0 |
| INT2_TILT | (0: routing of tilt event on INT2 disabled; 1: routing of tilt event on INT2 enabled) |
| | Routing of soft-iron/hard-iron algorithm end event on INT2. Default value: 0 |
| INT2_IRON | (0: routing of soft-iron/hard-iron algorithm end event on INT2 disabled; |
| | 1: routing of soft-iron/hard-iron algorithm end event on INT2 enabled) |
| | |

9.80 **OUT_MAG_RAW_X_L** (66h)

External magnetometer raw data (r).

Table 193. OUT_MAG_RAW_X_L register

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
| | | | | l | | | |

Table 194. OUT_MAG_RAW_X_L register description

| D[7:0] | X-axis external magnetometer value (LSbyte) |] |
|--------|---|---|
|--------|---|---|

9.81 **OUT_MAG_RAW_X_H** (67h)

External magnetometer raw data (r).

Table 195. OUT_MAG_RAW_X_H register

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
|-----|-----|-----|-----|-----|-----|----|----|



Register description LSM6DS3

Table 196. OUT_MAG_RAW_X_H register description

| D[15:8] |
|---------|
|---------|

9.82 **OUT_MAG_RAW_Y_L** (68h)

External magnetometer raw data (r).

Table 197. OUT_MAG_RAW_Y_L register

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|

Table 198. OUT_MAG_RAW_Y_L register description

| D[7:0] | Y-axis external magnetometer value (LSbyte) |
|--------|---|
|--------|---|

9.83 **OUT_MAG_RAW_Y_H** (69h)

External magnetometer raw data (r).

Table 199. OUT_MAG_RAW_Y_H register

| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | - |
|-----|-----|-----|-----|-----|-----|----|----|---|
| | | | | | | | l | |

Table 200. OUT_MAG_RAW_Y_H register description

| ternal magnetometer value (MSbyte) |
|------------------------------------|
|------------------------------------|

9.84 OUT_MAG_RAW_Z_L (6Ah)

External magnetometer raw data (r).

Table 201. OUT_MAG_RAW_Z_L register

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|-----|----|----|----|
| | _ | _ | | I - | | | _ |

Table 202. OUT_MAG_RAW_Z_L register description

9.85 **OUT_MAG_RAW_Z_H** (6Bh)

External magnetometer raw data (r).

Table 203. OUT_MAG_RAW_Z_H register

| | | | | | | | | _ |
|-----|-----|-----|-----|-----|-----|----|----|---|
| D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | |

Table 204. OUT_MAG_RAW_Z_H register description

| D[15:8] | Z-axis external magnetometer value (MSbyte) |
|---------|---|
|---------|---|

10 Embedded functions register mapping

The table given below provides a list of the registers for the embedded functions available in the device and the corresponding addresses. Embedded functions registers are accessible when FUNC_CFG_EN is set to '1' in FUNC_CFG_ACCESS (01h).

Table 205. Registers address map - embedded functions

| Name | Time | Registe | r address | Default | Comment |
|---------------------------------|------|---------|-----------|----------|----------|
| Name | Type | Hex | Binary | Delauit | Comment |
| SLV0_ADD | r/w | 02 | 00000010 | 00000000 | |
| SLV0_SUBADD | r/w | 03 | 00000011 | 00000000 | |
| SLAVE0_CONFIG | r/w | 04 | 00000100 | 00000000 | |
| SLV1_ADD | r/w | 05 | 00000101 | 00000000 | |
| SLV1_SUBADD | r/w | 06 | 00000110 | 00000000 | |
| SLAVE1_CONFIG | r/w | 07 | 00000111 | 00000000 | |
| SLV2_ADD | r/w | 08 | 00001000 | 00000000 | |
| SLV2_SUBADD | r/w | 09 | 00001001 | 00000000 | |
| SLAVE2_CONFIG | r/w | 0A | 00001010 | 00000000 | |
| SLV3_ADD | r/w | 0B | 00001011 | 00000000 | |
| SLV3_SUBADD | r/w | 0C | 00001100 | 00000000 | |
| SLAVE3_CONFIG | r/w | 0D | 00001101 | 00000000 | |
| DATAWRITE_SRC_ MODE_SUB_SLV0 | r/w | 0E | 00001110 | 00000000 | |
| PEDO_THS_REG | r/w | 0F | 00001111 | 00000000 | |
| RESERVED | r/w | 10-12 | | | Reserved |
| SM_THS | r/w | 13 | 00010011 | 00000110 | |
| PEDO_DEB_REG | r/w | 14 | 00010100 | 00000000 | |
| STEP_COUNT_DELTA | r/w | 15 | 0001 0101 | 00000000 | |
| MAG_SI_XX | r/w | 24 | 00100100 | 00001000 | |
| MAG_SI_XY | r/w | 25 | 00100101 | 00000000 | |
| MAG_SI_XZ | r/w | 26 | 00100110 | 00000000 | |
| MAG_SI_YX | r/w | 27 | 00100111 | 00000000 | |
| MAG_SI_YY | r/w | 28 | 00101000 | 00001000 | |
| MAG_SI_YZ | r/w | 29 | 00101001 | 00000000 | |
| MAG_SI_ZX | r/w | 2A | 00101010 | 00000000 | |
| MAG_SI_ZY | r/w | 2B | 00101011 | 00000000 | |
| MAG_SI_ZZ | r/w | 2C | 00101100 | 00001000 | |



Table 205. Registers address map - embedded functions (continued)

| Name | Time | Register | address | Default | Comment |
|------------|------|----------|------------------|----------|---------|
| Name | Type | Hex | Binary Default 0 | | Comment |
| MAG_OFFX_L | r/w | 2D | 00101101 | 00000000 | |
| MAG_OFFX_H | r/w | 2E | 00101110 | 00000000 | |
| MAG_OFFY_L | r/w | 2F | 00101111 | 00000000 | |
| MAG_OFFY_H | r/w | 30 | 00110000 | 00000000 | |
| MAG_OFFZ_L | r/w | 31 | 00110001 | 00000000 | |
| MAG_OFFZ_H | r/w | 32 | 00110010 | 00000000 | |

Registers marked as *Reserved* must not be changed. Writing to those registers may cause permanent damage to the device.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.

11 Embedded functions registers description

11.1 SLV0_ADD (02h)

I²C slave address of the first external sensor (Sensor1) register (r/w).

Table 206. SLV0_ADD register

| add6 |
|------|
|------|

Table 207. SLV0_ADD register description

| Slave0_add[6:0] | I ² C slave address of Sensor1 that can be read by sensor hub. Default value: 0000000 |
|-----------------|---|
| rw_0 | Read/write operation on Sensor1. Default value: 0 (0: write operation; 1: read operation) |

11.2 SLV0_SUBADD (03h)

Address of register on the first external sensor (Sensor1) register (r/w).

Table 208. SLV0_SUBADD register

| Slave0_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| reg7 | reg6 | reg5 | reg4 | reg3 | reg2 | reg1 | reg0 |

Table 209. SLV0_SUBADD register description

| Address of register on Sensor1 that has to be read/write according to the rw_0 bit value in <i>SLV0_ADD</i> (02h). Default value: 00000000 |
|--|
| value in SLV0_ADD (02h). Default value: 00000000 |

11.3 SLAVEO_CONFIG (04h)

First external sensor (Sensor1) configuration and sensor hub settings register (r/w).

Table 210. SLAVE0_CONFIG register

| Slave0_ | Slave0_ | Aux_sens | Aux_sens | Src mode | Slave0_ | Slave0_ | Slave0_ | |
|---------|---------|----------|----------|------------|---------|---------|---------|--|
| rate1 | rate0 | _on1 | _on0 | Sic_illode | numop2 | numop1 | numop0 | |

Table 211. SLAVE0_CONFIG register description

| Slave0_rate[1:0] | Decimation of read operation on Sensor1 starting from the sensor hub trigger. Default value: 00 (00: no decimation 01: update every 2 samples 10: update every 4 samples 11: update every 8 samples) |
|-------------------|--|
| Aux_sens_on[1:0] | Number of external sensors to be read by sensor hub. Default value: 00 (00: one sensor 01: two sensors 10: three sensors 11: four sensors) |
| Src_mode | Source mode conditioned read ⁽¹⁾ . Default value: 0 (0: source mode read disabled; 1: source mode read enabled) |
| Slave0_numop[2:0] | Number of read operations on Sensor1. |

Read conditioned by the content of the register at address specified in DATAWRITE_SRC_MODE_SUB_SLV0 (0Eh) register. If the content is non-zero the operation continues with the reading of the address specified in teh SLV0_SUBADD (03h) register, else the operation is interrupted.

11.4 SLV1_ADD (05h)

I²C slave address of the second external sensor (Sensor2) register (r/w).

Table 212. SLV1_ADD register

| Slave1_ | r 1 |
|---------|---------|---------|---------|---------|---------|---------|-----|
| add6 | add5 | add4 | add3 | add2 | add1 | add0 | '_' |

Table 213. SLV1_ADD register description

| | I ² C slave address of Sensor2 that can be read by sensor hub. Default value: 0000000 |
|-----|--|
| r_1 | Read operation on Sensor2 enable. Default value: 0 (0: read operation disabled; 1: read operation enabled) |

11.5 SLV1_SUBADD (06h)

Address of register on the second external sensor (Sensor2) register (r/w).

Table 214. SLV1_SUBADD register

| Slave1_ | l |
|---------|---------|---------|---------|---------|---------|---------|---------|---|
| reg7 | reg6 | reg5 | reg4 | reg3 | reg2 | reg1 | reg0 | |

Table 215. SLV1_SUBADD register description

| Slave1_reg[7:0] | Address of register on Sensor2 that has to be read according to the r_1 bit value in <i>SLV1_ADD</i> (05h). Default value: 00000000 |
|-----------------|---|
|-----------------|---|



11.6 **SLAVE1_CONFIG (07h)**

Second external sensor (Sensor2) configuration register (r/w).

Table 216. SLAVE1_CONFIG register

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 217. SLAVE1_CONFIG register description

| Slave1_rate[1:0] | Decimation of read operation on Sensor2 starting from the sensor hub trigger. Default value: 00 |
|-------------------|--|
| | (00: no decimation 01: update every 2 samples |
| | 10: update every 4 samples |
| | 11: update every 8 samples) |
| Slave1_numop[2:0] | Number of read operations on Sensor2. |

11.7 SLV2_ADD (08h)

I²C slave address of the third external sensor (Sensor3) register (r/w).

Table 218. SLV2_ADD register

| Slave2_ | - 2 |
|---------|---------|---------|---------|---------|---------|---------|-----|
| add6 | add5 | add4 | add3 | add2 | add1 | add0 | |

Table 219. SLV2_ADD register description

| | I ² C slave address of Sensor3 that can be read by sensor hub. Default value: 0000000 |
|------|--|
| Ir 🤈 | Read operation on Sensor3 enable. Default value: 0 (0: read operation disabled; 1: read operation enabled) |

11.8 SLV2_SUBADD (09h)

Address of register on the third external sensor (Sensor3) register (r/w).

Table 220. SLV2_SUBADD register

| Slave | 2_ Slave2_ | Slave2_ | Slave2_ | Slave2_ | Slave2_ | Slave2_ | Slave2_ |
|-------|------------|---------|---------|---------|---------|---------|---------|
| reg7 | reg6 | reg5 | reg4 | reg3 | reg2 | reg1 | reg0 |

Table 221. SLV2_SUBADD register description

| Slave2_reg[7:0] | Address of register on Sensor3 that has to be read according to the r_2 bit value |
|-----------------|---|
| | in SLV2_ADD (08h). Default value: 00000000 |



11.9 SLAVE2_CONFIG (0Ah)

Third external sensor (Sensor3) configuration register (r/w).

Table 222. SLAVE2_CONFIG register

| Slave2_ Slave2_ rate1 rate0 | 0 ⁽¹⁾ | 0 ⁽¹⁾ | 0 ⁽¹⁾ | Slave2_ numop2 | Slave2_ numop1 | Slave2_ numop0 |] |
|-----------------------------|------------------|------------------|------------------|-------------------|-------------------|-------------------|---|
|-----------------------------|------------------|------------------|------------------|-------------------|-------------------|-------------------|---|

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 223. SLAVE2_CONFIG register description

| | Decimation of read operation on Sensor3 starting from the sensor hub trigger. |
|-------------------|---|
| | Default value: 00 |
| Slave2 rate[1:0] | (00: no decimation |
| | 01: update every 2 samples |
| | 10: update every 4 samples |
| | 11: update every 8 samples) |
| Slave2_numop[2:0] | Number of read operations on Sensor3. |

11.10 SLV3_ADD (0Bh)

I²C slave address of the fourth external sensor (Sensor4) register (r/w).

Table 224. SLV3_ADD register

| Slave3_ | . 0 |
|---------|---------|---------|---------|---------|---------|---------|-----|
| add6 | add5 | add4 | add3 | add2 | add1 | add0 | 1_3 |

Table 225. SLV3_ADD register description

| Slave3_add[6:0] | I ² C slave address of Sensor4 that can be read by the sensor hub. Default value: 0000000 |
|-----------------|--|
| r_3 | Read operation on Sensor4 enable. Default value: 0 (0: read operation disabled; 1: read operation enabled) |

11.11 SLV3_SUBADD (0Ch)

Address of register on the fourth external sensor (Sensor4) register (r/w).

Table 226. SLV3_SUBADD register

| Slave3_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| reg7 | reg6 | reg5 | reg4 | reg3 | reg2 | reg1 | reg0 |

Table 227. SLV3_SUBADD register description

| Slave3_reg[7:0] | Address of register on Sensor4 that has to be read according to the r_3 bit value |
|-----------------|---|
| | in SLV3_ADD (0Bh). Default value: 00000000 |



11.12 SLAVE3_CONFIG (0Dh)

Fourth external sensor (Sensor4) configuration register (r/w).

Table 228. SLAVE3_CONFIG register

| Slave3_ | Slave3_ | o(1) | o ⁽¹⁾ | O ⁽¹⁾ | Slave3_ | Slave3_ | Slave3_ |
|---------|---------|------|------------------|------------------|---------|---------|---------|
| rate1 | rate0 | 0. / | 0. 7 | 0. 7 | numop2 | numop1 | numop0 |

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 229. SLAVE3_CONFIG register description

| Slave3_rate[1:0] | Decimation of read operation on Sensor4 starting from the sensor hub trigger. Default value: 00 (00: no decimation 01: update every 2 samples 10: update every 4 samples 11: update every 8 samples) |
|-------------------|--|
| Slave3_numop[2:0] | Number of read operations on Sensor4. |

11.13 DATAWRITE_SRC_MODE_SUB_SLV0 (0Eh)

Data to be written into the slave device register (r/w).

Table 230. DATAWRITE_SRC_MODE_SUB_SLV0 register

| Slave_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| dataw7 | dataw6 | dataw5 | dataw4 | dataw3 | dataw2 | dataw1 | dataw0 |

Table 231. DATAWRITE_SRC_MODE_SUB_SLV0 register description

| | Data to be written into the slave device according to the rw_0 bit in SLV0_ADD |
|------------------|--|
| Slave_dataw[7:0] | (02h) register or address to be read in source mode. |
| | Default value: 00000000 |



11.14 PEDO_THS_REG (0Fh)

Table 232. PEDO_THS_REG register default values

| PEDO_4G | - | - | THS_ | THS_ | THS_ | THS_ | THS_ |
|---------|---|---|------|------|------|------|------|
| | | | MIN4 | MIN3 | MIN2 | MIN1 | MIN0 |

Table 233. PEDO_THS_REG register description

| | This bit sets the internal full scale used in pedometer functions. Using this bit, saturation is avoided (e.g. FAST walk). |
|---------------|--|
| PEDO_4G | 0: internal full scale = 2 g. |
| | 1: internal full scale 4 g (device full_scale @CTRL1_XL must be \geq 4 g , otherwise internal full scale is 2 g) |
| THS_ MIN[4:0] | Configurable minimum threshold. 1LSB = 16 mg @PEDO_4G=0, 1LSB = 32 mg @PEDO_4G=1 |

Procedure to modify the pedometer minimum threshold:

- Write reg FUNC_CFG_ACCESS (01h) = 80h (Enables access to the embedded functions registers)
- Set min threshold in bits [4:0] of reg 0Fh (1LSB = 16 mg @ FS = 2 g)
- Write reg FUNC_CFG_ACCESS (01h) = 00h (Disables access to the embedded functions registers)

Note:

All modifications of the content of the embedded functions registers have to be performed with the device in power-down mode.

11.15 SM_THS (13h)

Significant motion configuration register (r/w).

Table 234. SM_THS register

| SM_THS_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Table 235. SM_THS register description

| SM_THS[7:0] | Significant motion threshold. Default value: 00000110 |
|-------------|---|
|-------------|---|

11.16 PEDO_DEB_REG (14h)

Table 236. PEDO_DEB_REG register default values

| DEB_ TIME4 | DEB_ TIME3 | DEB_ TIME2 | DEB_ TIME1 | DEB_ TIME0 | DEB_ STEP2 | DEB_ STEP1 | DEB_ STEP0 |
|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |

Table 237. PEDO_DEB_REG register description

| 11)EB 111/1E14:01 | If this time between steps is greater than DEB_TIME*80ms, the debouncer is reactivated |
|-------------------|--|
| DEB_STEP[2:0] | Minimum number of steps to increment step counter (debouncer) |

The procedure to modify the pedometer debounce time is as follows:

- Write reg FUNC_CFG_ACCESS (01h) = 80h (Enables access to the embedded functions)
- Set debounce time in bits [3:7] of reg 14h (1LSB = 80 ms.This value must be > 0)
- Write reg FUNC_CFG_ACCESS (01h) = 00h (Disables access to the embedded functions registers)

Note: All modifications of the content of the embedded functions registers have to be performed with the device in power-down mode.

11.17 STEP_COUNT_DELTA (15h)

Time period register for step detection on delta time (r/w).

Table 238. STEP COUNT DELTA register

| | | | _ | _ | _ | | | |
|---------|---------|---------|---------|---------|---------|---------|---------|---|
| SC_ | l |
| DELTA_7 | DELTA_6 | DELTA_5 | DELTA_4 | DELTA_3 | DELTA_2 | DELTA_1 | DELTA_0 | l |

Table 239. STEP_COUNT_DELTA register description

| SC DELTA[7:0] | Time period value ⁽¹⁾ (1LSB = 1.6384 s) |
|---------------|--|
| SC_DELIA[1.0] | Time period value (TESB = 1.0364 S) |

This value is effective if the TIMER_EN bit of the TAP_CFG register is set to 1 and the TIMER_HR bit of the WAKE_UP_DUR register is set to 0.

11.18 MAG_SI_XX (24h)

Soft-iron matrix correction register (r/w).

Table 240. MAG_SI_XX register

| MAG_SI_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| XX_7 | XX_6 | XX_5 | XX_4 | XX_3 | XX_2 | XX_1 | XX_0 |

Table 241. MAG_SI_XX register description

| MAG_SI_XX_[7:0] | Soft-iron correction row1 col1 coefficient ⁽¹⁾ . Default value: 00001000 |
|-----------------|---|
|-----------------|---|

^{1.} Value is expressed in sign-module format.

11.19 MAG_SI_XY (25h)

Soft-iron matrix correction register (r/w).

Table 242. MAG_SI_XY register

| M | IAG_SI_ | MAG_SI_ |
|---|---------|---------|---------|---------|---------|---------|---------|---------|
| | XY_7 | XY_6 | XY_5 | XY_4 | XY_3 | XY_2 | XY_1 | XY_0 |

Table 243. MAG_SI_XY register description

MAG_SI_XY_[7:0] Soft-iron correction row1 col2 coefficient⁽¹⁾. Default value: 00000000

11.20 MAG_SI_XZ (26h)

Soft-iron matrix correction register (r/w).

Table 244. MAG_SI_XZ register

| ſ | MAG_SI_ |
|---|---------|---------|---------|---------|---------|---------|---------|---------|
| | XZ_7 | XZ_6 | XZ_5 | XZ_4 | XZ_3 | XZ_2 | XZ_1 | XZ_0 |

Table 245. MAG_SI_XZ register description

^{1.} Value is expressed in sign-module format.

577

^{1.} Value is expressed in sign-module format.

11.21 MAG_SI_YX (27h)

Soft-iron matrix correction register (r/w).

Table 246. MAG_SI_YX register

| MAG_SI_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| YX_7 | YX_6 | YX_5 | YX_4 | YX_3 | YX_2 | YX_1 | YX_0 |

Table 247. MAG_SI_YX register description

MAG_SI_YX_[7:0] Soft-iron correction row2 col1 coefficient⁽¹⁾. Default value: 00000000

11.22 MAG_SI_YY (28h)

Soft-iron matrix correction register (r/w).

Table 248. MAG_SI_YY register

| MAG_SI_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| YY_7 | YY_6 | YY_5 | YY_4 | YY_3 | YY_2 | YY_1 | YY_0 |

Table 249. MAG_SI_YY register description

MAG_SI_YY_[7:0] Soft-iron correction row2 col2 coefficient⁽¹⁾. Default value: 00001000

11.23 MAG_SI_YZ (29h)

Soft-iron matrix correction register (r/w).

Table 250. MAG_SI_YZ register

| MAG_SI_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| YZ_7 | YZ_6 | YZ_5 | YZ_4 | YZ_3 | YZ_2 | YZ_1 | YZ_0 |

Table 251. MAG_SI_YZ register description

MAG_SI_YZ_[7:0] Soft-iron correction row2 col3 coefficient⁽¹⁾. Default value: 00000000

11.24 MAG_SI_ZX (2Ah)

Soft-iron matrix correction register (r/w).

Table 252. MAG_SI_ZX register

| MAG_SI_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ZX_7 | ZX_6 | ZX_5 | ZX_4 | ZX_3 | ZX_2 | ZX_1 | ZX_0 |

Table 253. MAG_SI_ZX register description

MAG_SI_ZX_[7:0] Soft-iron correction row3 col1 coefficient⁽¹⁾. Default value: 00000000

^{1.} Value is expressed in sign-module format.



^{1.} Value is expressed in sign-module format.

^{1.} Value is expressed in sign-module format.

^{1.} Value is expressed in sign-module format.

11.25 MAG_SI_ZY (2Bh)

Soft-iron matrix correction register (r/w).

Table 254. MAG_SI_ZY register

| MAG_SI_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ZY_7 | ZY_6 | ZY_5 | ZY_4 | ZY_3 | ZY_2 | ZY_1 | ZY_0 |

Table 255. MAG_SI_ZY register description

| MAG_SI_ZY_[7:0] | Soft-iron correction row3 col2 coefficient ⁽¹⁾ . Default value: 00000000 |
|-----------------|---|
|-----------------|---|

^{1.} Value is expressed in sign-module format.

11.26 MAG_SI_ZZ (2Ch)

Soft-iron matrix correction register (r/w).

Table 256. MAG_SI_ZZ register

| MAG_SI_ | l |
|---------|---------|---------|---------|---------|---------|---------|---------|---|
| ZZ_7 | ZZ_6 | ZZ_5 | ZZ_4 | ZZ_3 | ZZ_2 | ZZ_1 | ZZ_0 | |

Table 257. MAG_SI_ZZ register description

| MAG_SI_ZZ_[7:0] | Soft-iron correction row3 col3 coefficient ⁽¹⁾ . Default value: 00001000 |
|-----------------|---|
|-----------------|---|

^{1.} Value is expressed in sign-module format.

11.27 MAG_OFFX_L (2Dh)

Offset for X-axis hard-iron compensation register (r/w). The value is expressed as a 16-bit word in two's complement.

Table 258. MAG_OFFX_L register

| MAG_OFF |
|---------|---------|---------|---------|---------|---------|---------|---------|
| X_L_7 | X_L_6 | X_L_5 | X_L_4 | X_L_3 | X_L_2 | X_L_1 | X_L_0 |

Table 259. MAG_OFFX_L register description

MAG_OFFX_L_[7:0] Offset for X-axis hard-iron compensation. Default value: 00000000

11.28 MAG_OFFX_H (2Eh)

Offset for X-axis hard-iron compensation register (r/w). The value is expressed as a 16-bit word in two's complement.

Table 260. MAG_OFFX_H register

| MAG_OFF |
|---------|---------|---------|---------|---------|---------|---------|---------|
| X_H_7 | X_H_6 | X_H_5 | X_H_4 | X_H_3 | X_H_2 | X_H_1 | X_H_0 |

Table 261. MAG_OFFX_L register description

| MAG_OFFX_H_[7:0] Offset for X-axis hard-iron compensation. Default value: 00000000 |) |
|--|---|
|--|---|



11.29 MAG_OFFY_L (2Fh)

Offset for Y-axis hard-iron compensation register (r/w). The value is expressed as a 16-bit word in two's complement.

Table 262. MAG_OFFY_L register

| MAG_OFF |
|---------|---------|---------|---------|---------|---------|---------|---------|
| Y_L_7 | Y_L_6 | Y_L_5 | Y_L_4 | Y_L_3 | Y_L_2 | Y_L_1 | Y_L_0 |

Table 263. MAG_OFFY_L register description

MAG_OFFY_L_[7:0] Offset for Y-axis hard-iron compensation. Default value: 00000000

11.30 MAG_OFFY_H (30h)

Offset for Y-axis hard-iron compensation register (r/w). The value is expressed as a 16-bit word in two's complement.

Table 264. MAG_OFFY_H register

| MAG_OFF |
|---------|---------|---------|---------|---------|---------|---------|---------|
| Y_H_7 | Y_H_6 | Y_H_5 | Y_H_4 | Y_H_3 | Y_H_2 | Y_H_1 | Y_H_0 |

Table 265. MAG_OFFY_L register description

MAG_OFFY_H_[7:0] Offset for Y-axis hard-iron compensation. Default value: 00000000

11.31 MAG_OFFZ_L (31h)

Offset for Z-axis hard-iron compensation register (r/w). The value is expressed as a 16-bit word in two's complement.

Table 266. MAG_OFFZ_L register

| MAG_OFF |
|---------|---------|---------|---------|---------|---------|---------|---------|
| Z_L_7 | Z_L_6 | Z_L_5 | Z_L_4 | Z_L_3 | Z_L_2 | Z_L_1 | Z_L_0 |

Table 267. MAG_OFFZ_L register description

MAG_OFFZ_L_[7:0] Offset for Z-axis hard-iron compensation. Default value: 00000000

11.32 MAG_OFFZ_H (32h)

Offset for Z-axis hard-iron compensation register (r/w). The value is expressed as a 16-bit word in two's complement.

Table 268. MAG_OFFZ_H register

| MAG_OFF |
|---------|---------|---------|---------|---------|---------|---------|---------|
| Z_H_7 | Z_H_6 | Z_H_5 | Z_H_4 | Z_H_3 | Z_H_2 | Z_H_1 | Z_H_0 |

Table 269. MAG_OFFX_L register description

MAG_OFFZ_H_[7:0] Offset for Z-axis hard-iron compensation. Default value: 00000000



12 Soldering information

The LGA package is compliant with the ECOPACK®, RoHS and "Green" standard. It is qualified for soldering heat resistance according to JEDEC J-STD-020.

Leave "Pin 1 Indicator" unconnected during soldering.

Land pattern and soldering recommendations are available at www.st.com/mems.




LSM6DS3 Package information

13 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

13.1 LGA-14 package information

Figure 16. LGA-14 2.5x3x0.86 mm 14L package outline and mechanical data



Package information LSM6DS3

LGA-14 packing information 13.2

12.00

+/- 0.30

E1 1<u>.75±</u>0.10 0.30±0.05 R0.20 TYP SECTION X-X (I) Measured from centreline of sprocket hole to centreline of pocket.

(II) Cumulative tolerance of 10 sprocket holes is ±0.20.

(III) Measured from centreline of sprocket hole to centreline of pocket.

(IV) Other material available. +/- 0.05 +/- 0.05 Во 3.30 4/- 0.10 +/- 0.05 +/- 0.10 5.50 8.00 Forming format: Press form - 17-B Required length: 170 meter / 2283 reel

Figure 17. Carrier tape information for LGA-14 package



ALL DIMENSIONS IN MILLEMETRES UNLESS OTHERWISE STATED.



LSM6DS3 Package information




Figure 19. Reel information for carrier tape of LGA-14 package

Table 270. Reel dimensions for carrier tape of LGA-14 package

| Reel dimensions (mm) | | | | | |
|----------------------|------------|--|--|--|--|
| A (max) | 330 | | | | |
| B (min) | 1.5 | | | | |
| С | 13 ±0.25 | | | | |
| D (min) | 20.2 | | | | |
| N (min) | 60 | | | | |
| G | 12.4 +2/-0 | | | | |
| T (max) | 18.4 | | | | |

Revision history LSM6DS3

14 Revision history

Table 271. Document revision history

| Date | Revision | Changes | | | |
|---------------|----------|--|--|--|--|
| 03-Nov-2014 | 1 | Initial release | | | |
| 18-Dec-2014 | 2 | Updated Section 2: Embedded low-power features and subsection Updated Section 5.4: FIFO and subsections Added Section 5.4: Filter block diagrams Updated IddLP in Table 4 and TODR in Table 5: Temperature sensor characteristics Updated Table 16: Registers address map Revised registers in Section 9: Register description Updated Table 205: Registers address map - embedded functions Revised registers in Section 11: Embedded functions registers description Textual update in Figure 16: LGA-14 2.5x3x0.86 mm 14L package outline and mechanical data | | | |
| 05-Mar-2015 | 3 | Document status promoted from preliminary to production data Updated bit 0 in Section 9.79: MD2_CFG (5Fh) | | | |
| 23-Apr-2015 | 4 | Updated Vdd_IO (max) in <i>Table 4: Electrical characteristics</i> Added D4D_EN bit to <i>Section 9.73: TAP_THS_6D (59h)</i> Updated <i>Table 181: INT-DUR2 register description</i> | | | |
| 06-May-2015 | 5 | Updated direction of rotation of Y-axis in Figure 1: Pin connections Updated Table 68: Accelerometer slope and high-pass filter selection and cutoff frequency | | | |
| 16-Jul-2015 | 6 | Updated chamfer of pin 1 indicator in Figure 1, Figure 13, Figure 14, Figure 15 Added footnote 2 to Table 3: Mechanical characteristics Updated recommendation to set BDU bit to 1 (CTRL3_C (12h)) in Section 9.52: FIFO_STATUS1 (3Ah) through Section 9.57: FIFO_DATA_OUT_H (3Fh) Updated Figure 16: LGA-14 2.5x3x0.86 mm 14L package outline and mechanical data | | | |
| 09-Oct-2015 7 | | Updated Figure 5: Accelerometer composite filter and Figure 16: LGA-14 2.5x3x0.86 mm 14L package outline and mechanical data Updated description of HPCF_XL bits in Table 67: CTRL8_XL register description Added Table 69: Accelerometer LPF2 cutoff frequency Added PEDO_THS_REG (0Fh) and PEDO_DEB_REG (14h) Added Section 13.2: LGA-14 packing information | | | |

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

