Overview

This report introduce the instruction set architecture of a microprocessor. The instructions include :

- $\bullet\,$ R-Type and I-Type ALU Instructions
- R-Type Multiplication / Division Instructions
- R-Type Shifter Instructions
- R-Type and J-Type Jump Instructions
- Type I and Type II Branch Instructions
- Memory Access Instructions

The dataword width is designed as **4-bit** address inputs as the architecture is 16-bit MIPS processor. It is calculated as $2^4 = 16$ bit where the number 4 is the dataword width.

The number of registers is 16, as for any R-type instruction 12 bits are spared for rs, rt, and rd. That makes each of the registers is storing 4-bit wide data. $2^4 = 16$ bit hence 16 registers are needed in this architecture.




Figure 1: Bit Field Classification

Priority Encoding and Decoding

Instruction Type	Opcode
J-Type Jump	00000
Type-1 Branch	00001
Type-2 Branch	0001x
Memory access	001xx
I-Type	01xxx
R-Type	1xxxx

R Type	Opcode
Excep	000
Shift	001
Mult & Div	01x
ALU	1xx

Table 1: Instruction Type Priority Table (Left) & R Type Priority Table (Right)




Figure 2: R-Type Instructions Priority




Figure 3: Instruction Types Priority

Instructions

								R-TYPE	ALU Instru	uctions								
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ор	funct[4]	funct[3]	funct[2]	funct[1]	funct[0]	rs[3]	rs[2]	rs[1]	rs[0]	rt[3]	rt[2]	rt[1]	rt[0]	rd[3]	rd[2]	rd[1]	rd[0]
add	1	1	0	0	0	0												
addu	1	1	0	0	0	1												
sub	1	1	0	0	1	0												
subu	1	1	0	0	1	1												
and	1	1	0	1	0	0		Cro I	Reg 2			Cro I	Reg 1			Doc	t Reg	
or	1	1	0	1	0	1		3101	reg z			3101	reg I			Desi	reg	
xor	1	1	0	1	1	0												
nor	1	1	0	1	1	1												
slt	1	1	1	0	1	0												
sltu	1	1	1	0	1	1												
					-													

Figure 4: R-Type ALU Instructions

								R-TYPE IV	IUL/DIV Ins	tructions								
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	op[1]	op[0]	funct[3]	funct[2]	funct[1]	funct[0]	rs[3]	rs[2]	rs[1]	rs[0]	rt[3]	rt[2]	rt[1]	rt[0]	rd[3]	rd[2]	rd[1]	rd[0]
mfhi	1	0	1	0	0	0												
mthi	1	0	1	0	0	1												
mflo	1	0	1	0	1	0		C F				C [01			Dest	. D	
mtlo	1	0	1	0	1	1		Src F	reg z			3101	Reg 1			Desi	Reg	
mult	1	0	1	1	0	0												
div	1	0	1	1	1	0												

Figure 5: R-Type Multiplier and Divider Instructions

								R-TYPE	Shifter Inst	ructions								
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
op[3] op[2] op[1] op[0] funct[1] funct[0] rs[3] rs[2] rs[1] rs[0] rt[3] rt[2] rt[1] rt[0] rd[3] rd[2] rd[1] rd[0]															rd[0]			
sllv																		
srlv	1	0	0	1	0	1		Src F	Reg 2			Src F	Reg 1			Dest	t Reg	
srav	1	0	0	1	1	1												
		•		•	•													

Figure 6: R-Type Shifter Instructions

								R-TYPE	Jump Instr	ructions								
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	op[4] op[3] op[2] op[1] op[0] funct[0] rs[3] rs[2] rs[1] rs[0] rt[3] rt[2] rt[1] rt[0] rt[3] rt[0] rd[3] rd[2] rd[1] rd[0]																	
jr	1	0	0	0	0	0						C I	21					
jalr	1	0	0	0	0	1						SIC I	Reg 1					

Figure 7: R-Type Jump Instructions

								I-TYPE	ALU Instru	ictions								
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	op[1]	op[0]	funct[3]	funct[2]	funct[1]	funct[0]	imm[3]	imm[2]	imm[1]	imm[0]	rt[3]	rt[2]	rt[1]	rt[0]	rd[3]	rd[2]	rd[1]	rd[0]
addi	0	1	0	0	0	0												
addiu	0	1	0	0	0	1												
slti	0	1	1	0	1	0												
sltiu	0	1	1	0	1	1		l m	nm			C== 1	Reg 1			Door	Reg	
andi	0	1	0	1	0	0		111	1111			3101	reg I			Desi	. reg	
ori	0	1	0	1	0	1												
xori	0	1	0	1	1	0												
lui	0	1	0	1	1	1												

Figure 8: I-Type ALU Instructions

								Memory	Access Ins	tructions								
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	op[2]	op[1]	op[0]	funct[2]	funct[1]	funct[0]] imm[3] imm[2] imm[1] imm[0] rt[3] rt[2] rt[1] rt[0] rd[3] rd[2] rd[1]											
lb																		
lw	0	0	1	0	0	1												
lbu	0	0	1	0	1	0		Im	nm			Src F	Reg 1			Dest	t Reg	
sb	0	0	1	1	0	0												
sw	0	0	1	1	0	1												

Figure 9: Memory Access Instructions

								Type-2	Branch Ins	truction									
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	op[3]	op[2]	op[1]	op[0]	funct[1]	funct[0]	rs[3]	rs[2]	rs[1]	rs[0]	rt[3]	rt[2]	rt[1]	rt[0]	rd[3]	rd[2]	rd[1]	rd[0]	
beq	0	0	0	1	0	0													
bne	0	0	0	1	0	1		le:	ım			Src F	20g 1			Src F	200.3		
blez	0	0	0	1	1	0		"	1111			3101	reg I			3101	leg Z		
bgtz	0	0	0	1	1	1	1												
								Type-1	Branch Ins	truction									
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	op[4]	op[3]	op[2]	op[1]	op[0]	funct[0]					rt[3]	rt[2]	rt[1]	rt[0]	rd[3]	rd[2]	rd[1]	rd[0]	
bltz	0	0	0	0	1	0		le	ım.			Src F	2og 1			Src F	log 2		
bgez	0	0	0	0	1	1	Imm Src Reg 1 Src Reg 2												

Figure 10: Type 2 and Type 1 Branch Instructions

								J-Type .	Jump Instr	uctions									
	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	op[4] op[3] op[2] op[1] op[0] funct[0] add[11] add[10] add[9] add[8[add[7] add[6] add[5] add[4] add[3] add[2] add[1] add[1] add[0]															add[0]			
j																			
jal	0	0	0	0	0	1	Constant Address Offset												
	·																		

Figure 11: J-Type Jump Instructions




Figure 12: Complete Data path

Control Signals




Figure 13: Branch Control Signals

For both Type-1 and Type-2 Branch instructions, the offset depends on the imm value which is 4-bit wide (bit 8 to bit 11 in an instruction). The offset is calculated based on the expression:

$$Offset = SignImm << 2$$

That makes the offset ranging from **0** to **16**.

As for the J-Type Jump instruction, the offset datawidth is 12-bit wide, ranging from 0 to 4095.




Figure 14: Memory Access Control Signals

The memory address scheme is **base** + **offset** based addressing, where the **base** is the base address stored in rt, and the offset is stored in imm. The offset is 4-bit wide ranging between **0** to **15**.

Testing Methodology

Each module was tested individually through the development board with switch pin inputs and LED/Seven Segment Display outputs. The test programs that were used were done by hand as this was done by selecting the specific Opcodes as well as the relative registers (Source, Target, Destination). Below are the test programs mentioned used for testing:

Instruction set to test I-Type ALU instructions

```
01000001000010001 // addi 4 1 1
010000110000010010 // addi -4 1 2
010001000100110011 // addiu 1 3 3
011010001000110100 // slti 2 3 4
010100001000110101 // andi 2 3 5
010101001000110110 // ori 2 3 6
010110001000110111 // xori 2 3 7
000000000000000000000 // j 0 0 0
```

Instruction set to test R-Type multiplication and division module

```
010000001000010001 // addi 2 1 1
01000001100100010 // addi 3 2 2
101100001000010000 // mult 2 1 x
1010100000000000011 // mflo x x 3
101000000000000000 // mfhi x x 0
101110000100110000 // div 1 3 x
1010100000000000000 // mflo x x 4
101000000000000000 // mfhi x x 0
101011000000000000 // mtlo x 4 0
101010000000000000 // mflo x x 5
101001000000000000 // mfhi x x 6
0000000000000000000 // j 0 0 0
```

Instruction set to test R-Type shifter instructions.

```
010000001000010001 // addi 2 1 1
010000000100100010 // addi 1 2 2
100100000100010011 // sllv 1 1 3
100101001000110100 // srlv 2 3 4
100111001001000101 // srav 2 4 5
0000000000000000000000 // j 0 0 0
```

The instruction set for demonstration: