COMP4300 Spring 2022

Homework 2

Due 29 April 2022, 11:59pm

- 1. Suppose you are designing a cache for a machine with 32-bit addresses. The cache is 1MB in size. Cache blocks are 1024 bytes.
 - a. How many blocks can be held in the cache
 - b. How many bits of the address are devoted to the offset?
 - c. If the cache is direct-mapped, how many bits are devoted to the tag and index?
 - d. If the cache is 8-way set associative, how many bits are devoted to the tag and index? How many sets are there?
 - e. If the cache is fully associative, how many bits are devoted to the tag and index?

a) 1 MB =
$$2^{20}$$
 bytes ; $1024 = 2^{10}$ bytes block

$$2^{20}$$
 bytes / 2^{10} bytes = 2^{10} blocks = 1024 cache

b)
$$1024$$
 by te blocks

 $\frac{10}{2^{10}} \longrightarrow \boxed{10-\text{bit offset}}$

c) 1024 blocks / cache

31

$$\frac{1}{2^{10}} \longrightarrow \boxed{10-\text{bit index}}$$

$$12-\text{bit tag}$$


tag		inde	۶× ˈ	offset	
31	2Ø l	q	100	9	, Ø

d) 8 blocks | set

$$1024 | 8 = 128 \text{ sets} \longrightarrow 2^7 \text{ sets} \longrightarrow 7 - \text{bit index}$$

 $15 - \text{bit tag}$

1ø 9



2. Suppose you have a machine with separate I- and D- caches. The miss rate on the I-cache is 2%, and on the D-cache 3%. On an I-cache hit, the value can be read in the same cycle the data is requested. On a D-cache hit, one additional cycle is required to read the value. The miss penalty is 100 cycles for either cache. 35% of the instructions on this RISC machine are LW or SW instructions, the only instructions that access data memory. A cycle is 2ns. What is the average memory access time?

avg mem access time split I/D cache =

(%) mem access) (avg mem access time) for instruction load)

+ (%) mem access for for instruction load)

+ (%) mem access for data load I store) (avg mem access time) for data

I- cache
avg mem access time =

hit time + miss rate (miss penalty)

= 1 + Ø. Ø2 (100) = 3

O- cache
avg mem access time =

hit time + miss rate (miss penalty)

= 2 + Ø. Ø3 (100) = 5

Split I/D cache
avg mem access time =

$$\left(\frac{1}{1.35}\right)(3) + \left(\frac{0.35}{1.35}\right)(5) = 3.52 \text{ cycles}$$

3.52 cycles $\times \frac{2 \text{ ns}}{\text{cycle}} = 7.04 \text{ ns}$