

COMP4300
Computer Architecture, Spring 2022
Final Examination

(If you are unsure of the answer to any question, tell all your reasoning for giving the answer you did, for partial credit)

1. (15 points) Suppose that a redesign of a given machine speeds up execution time for ALU operations by a factor of 10. When the optimization is implemented, the overall average speedup of execution time for the machine is 1.3. What percentage of the original execution time was spent doing ALU operations?
2. (6 points) What is the theoretical maximum speedup you could get in the previous problem by speeding up ALU operations infinitely?

3. (5 points) Suppose on a non-pipelined single-processor machine, you have the following breakdown: floating instructions make up 3% of the dynamic instruction count, and take 10 cycles to execute. Load/store instructions take 5 cycles to execute and make up 30% of the mix. Jumps take 5 cycles and make up 20%. All other instructions average 1 cycle. What is the average CPI?
4. (6 points) What are the three types of hazards that lead to pipeline stalls?
5. (7 points) On a PDP-8, an instruction to deposit and clear the accumulator resides at address 0x005. The address to which the accumulator's value is to be deposited is 0x010. Give the binary for the 12 bits of this instruction. See last page of exam for PDP-8 programming card.

6. (10 points) Describe how superscalar processors exploit parallelism.
7. (5 points) On the AUBIE processor, how many 32-bit words does an instruction require if it does not use an address or immediate operand? How many 32-bit words are required if an address is part of the instruction? If an immediate is part of the instruction?

8. (6 points) In the pseudo-assembly code below, identify the data hazards by the two instructions involved in each dependence. Identify the hazard as an RAW (true), WAR (anti) or WAW (output) hazard. For example, if there is a write-after-write dependence between operation i and operation j, you would write "i -> j (waw)".

LD R1, R2(100) ; instruction 1

LD R4, #3000 ; instruction 2

ADD R2, R1, R4 ; instruction 3

SUB R5, R2, R1 ; instruction 4

MUL R4, R1, R2 ; instruction 5

9. (5 points) True or false: PDP-8 instructions are of variable length.

10. (5 points) In a machine with 36-bit physical addresses, a cache block is 2K bytes in size. The cache can hold 1MB. It is direct-mapped. How many bits is the index value used with this cache?

11. (5 points) In a machine with 36-bit physical addresses, a cache block is 2K bytes in size. The cache can hold 1MB. It is direct-mapped. How many bits make up the offset portion of the address?

12. (5 points) In a machine with 36-bit physical addresses, a cache block is 2K bytes in size. The cache can hold 1MB. It is direct-mapped, How many bits make up the tag portion of the address?

13. (10 points) In a computer with load/store architecture and a cache memory system, 30% of the instructions access memory (i.e. loads and stores). A cache hit takes 1 cycle and a miss take 10 cycles, and the miss rate for instructions is 1% and for data 5%. What is the average memory access time per instruction?

14. (10 points) For a machine most of whose code involves nested FOR-loops, which option would likely yield better performance, and why: a 1-bit or a 2-bit branch predictor ? Why?

[illegible][illegible]

1—CLA, CLL
2—CMA, CML
3—IAC
4—RAR, RAL, F

Group 1 Operate Instruction Bit Assignments

COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

[illegible]

1 (Bit 8 is Zero)—Either SMA or SZA or SNL
1 (Bit 8 is One)—Both SPA and SNA and SZL
2 —CLA
3 —OSR, HLT

COMBINED OPERATE MICRONS INSTRUCTIONS (1,2,sec.)		Sequence
7041	complement and increment AC	2,3
7042	load AC with switch register	2
7043	store AC with switch register	2
7044	get link (put link in AC bit 1)	1,4
7045	clear AC and link	1,4
7046	skip positive number one right	1,4
7047	skip positive number one left	1,4
7048	clear link, rotate 2 right	1,4
7049	clear link, rotate 2 left	1,4
7050	skip if AC=0, then clear AC	1,2
7051	skip if AC=0 or link is 1, or both	1,2
7052	skip if AC=0, then clear AC	1,2
7053	skip if AC<0, then clear AC	1,2
7054	skip if AC<0	1,2
7055	skip if AC=0 or link is 1, or both	1,2
7056	skip if AC=0 and if the link is 0	1,2
7057	skip if AC=0, then clear AC	1,2
7058	skip if AC=0 and link=0	1,2
7059	skip if AC=0, then clear AC	1,2
7060	skip if AC=0 and link=0	1,2
7061	skip if AC=0, then clear AC	1,2
7062	skip if AC=0 and link=0	1,2
7063	skip if AC=0, then clear AC	1,2
7064	skip if AC=0 and link=0	1,2
7065	skip if AC=0, then clear AC	1,2
7066	skip if AC=0 and link=0	1,2
7067	skip if AC=0, then clear AC	1,2
7068	skip if AC=0 and link=0	1,2
7069	skip if AC=0, then clear AC	1,2
7070	skip if AC=0 and link=0	1,2
7071	skip if AC=0, then clear AC	1,2
7072	skip if AC=0 and link=0	1,2
7073	skip if AC=0, then clear AC	1,2
7074	skip if AC=0 and link=0	1,2
7075	skip if AC=0, then clear AC	1,2
7076	skip if AC=0 and link=0	1,2
7077	skip if AC=0, then clear AC	1,2
7078	skip if AC=0 and link=0	1,2
7079	skip if AC=0, then clear AC	1,2
7080	skip if AC=0 and link=0	1,2
7081	skip if AC=0, then clear AC	1,2
7082	skip if AC=0 and link=0	1,2
7083	skip if AC=0, then clear AC	1,2
7084	skip if AC=0 and link=0	1,2
7085	skip if AC=0, then clear AC	1,2
7086	skip if AC=0 and link=0	1,2
7087	skip if AC=0, then clear AC	1,2
7088	skip if AC=0 and link=0	1,2
7089	skip if AC=0, then clear AC	1,2
7090	skip if AC=0 and link=0	1,2
7091	skip if AC=0, then clear AC	1,2
7092	skip if AC=0 and link=0	1,2
7093	skip if AC=0, then clear AC	1,2
7094	skip if AC=0 and link=0	1,2
7095	skip if AC=0, then clear AC	1,2
7096	skip if AC=0 and link=0	1,2
7097	skip if AC=0, then clear AC	1,2
7098	skip if AC=0 and link=0	1,2
7099	skip if AC=0, then clear AC	1,2
7100	skip if AC=0 and link=0	1,2
7101	skip if AC=0, then clear AC	1,2
7102	skip if AC=0 and link=0	1,2
7103	skip if AC=0, then clear AC	1,2
7104	skip if AC=0 and link=0	1,2
7105	skip if AC=0, then clear AC	1,2
7106	skip if AC=0 and link=0	1,2
7107	skip if AC=0, then clear AC	1,2
7108	skip if AC=0 and link=0	1,2
7109	skip if AC=0, then clear AC	1,2
7110	skip if AC=0 and link=0	1,2
7111	skip if AC=0, then clear AC	1,2
7112	skip if AC=0 and link=0	1,2
7113	skip if AC=0, then clear AC	1,2
7114	skip if AC=0 and link=0	1,2
7115	skip if AC=0, then clear AC	1,2
7116	skip if AC=0 and link=0	1,2
7117	skip if AC=0, then clear AC	1,2
7118	skip if AC=0 and link=0	1,2
7119	skip if AC=0, then clear AC	1,2
7120	skip if AC=0 and link=0	1,2
7121	skip if AC=0, then clear AC	1,2
7122	skip if AC=0 and link=0	1,2
7123	skip if AC=0, then clear AC	1,2
7124	skip if AC=0 and link=0	1,2
7125	skip if AC=0, then clear AC	1,2
7126	skip if AC=0 and link=0	1,2
7127	skip if AC=0, then clear AC	1,2
7128	skip if AC=0 and link=0	1,2
7129	skip if AC=0, then clear AC	1,2
7130	skip if AC=0 and link=0	1,2
7131	skip if AC=0, then clear AC	1,2
7132	skip if AC=0 and link=0	1,2
7133	skip if AC=0, then clear AC	1,2
7134	skip if AC=0 and link=0	1,2
7135	skip if AC=0, then clear AC	1,2
7136	skip if AC=0 and link=0	1,2
7137	skip if AC=0, then clear AC	1,2
7138	skip if AC=0 and link=0	1,2
7139	skip if AC=0, then clear AC	1,2