

© Superscalar processors generate conventional sequential machine code in the compiler, then at runtime, hardware figures out dependencies and issues instructions accordingly. The dependencies it works out of the code are generally anti and output dependencies. It does this by static single assignment as the traces (trying not to reuse register names). What's left are go usually just data dependencies. This makes noom for more instructions to run at the same time. Instructions are then fed into reservation stations according to instruction type. These reservation stations maintain information (including dependencies) and let instructions execute when their dependencies operands become available. This theepsel perspected method respects dependencies and allows instructions to run parallel as long as those dependencies

Address: 2 dlx words

(B) instruction 2 -> instruction 3 (RAW with R4)
instruction 1 -> instruction 3 (WAR with R2)
instruction 1 -> instruction 3 (RAW with R1)
instruction 3 -> instruction 4 (RAW with R2)
instruction 1 -> instruction 4 (RAW with R1)
instruction 3 -> instruction 9 (RAW with R1)
instruction 3 -> instruction 5 (WAR with R4)
instruction 1 -> instruction 5 (RAW with R1)
instruction 3 -> instruction 5 (RAW with R2)
instruction 3 -> instruction 5 (RAW with R2)
instruction 2 -> instruction 5 (WAW with R4)

