Lab 4 - Arithmetic Logic Unit

Purpose

The goal of this lab is to get students knowledgeable about arithmetic logic units which have the capability of calculating mathematical operations by obtaining designs of logical operations such as adders, subtractors and more bitwise and bitshift operations.

Design

A, B are 4 bit binary inputs and K is like a key, a 3 bit input for picking which operations to use. As the value of K increases from 000 to 111 operations of addition, subtraction, and gate, or gate, xor gate, rotation, logical shift and rotation through carry are selected.

Methodology and Results

I created a main VHDL file for designing the complete unit initially, and written the inputs and outputs of the unit, also while creating every operations' components within the architecture section. The operations were addition, subtraction, and gate, or gate, xor gate, rotation, logical shift and rotation through carry, and each of their inputs and outputs were selected. I later assigned each operation to a 3 bit value for later being selected on the FPGA for calculations. Then I created separate design sources for every operation.

Addition (000) and subtraction (100) were quite similar in the basis, they each involved 1 bit full-adders for making 4 bit addition operations, and the only difference was that the subtraction section had a part where the second number's two's complement was taken as the second number to be added. There was an initial carry of '0' on each of these operations.

Then I created sources for and (001), or (010) and xor (100) indicating the input and outputs from the main file and their behaviors. Later I created a source for rotate operation (left, 101) that involved taking the value of MSB to LSB and moving each other bit one bit left. The next one was logical shift (right, 110) which moved every bit one unit to the right, also assigning the MSB '0'. The last one was rotate through carry (111) which took a 4 bit binary and a 1 bit carry to place the carry to the LSB and place every other bit one unit to the left. I assigned the initial carry to be '1'.

Then I created the RTL Schematic of the system, as I also created the constraint file, and observed the system as simulated via the test bench I created. As the results were as desired, I generated a bitstream and observed the same system on the FPGA.




Figure 1: RTL Schematic




Figure 2: Behavioral Simulation Results




Figure 3: Addition




Figure 4: AND Gate




Figure 5: OR Gate




Figure 6: XOR Gate




Figure 7: Subtraction



Figure 8: Rotate



Figure 9: Logical Shift




Figure 10: Rotate Through Carry

13.03.2024 Emir Arda Bayer 22201832-4

Conclusion

The purpose of this lab session was to teach students about the logic behind digital designs of mathematical operations such as the ones we used in this lab, and get students have some knowledge about arithmetic logic units and multiplexers to combine every operation on one unit. Students had the opportunity to observe RTL Schematics, write test benches for simulations, and create constraint files, meanwhile for the first time creating separate design sources for different components of a digital design. As this was completed students checked the design on their FPGAs, and they observed their outputs. In this lab, I made the error of not adding 1 to the one's complement of the subtracted number while creating the subtraction operation, I saw my error as the output was the addition of the first number plus the second number's one's complement instead of the two's complement. I also understood what logic vectors are and used them in VHDL. The fourth lab helpful in the sense of being more into VHDL code and creating new designs we were not familiar with, and helpful in visualizing the logic of mathematical operations in the digital systems of computers.

Appendices

```
alu.vhd
library IEEE;
```

end alu;

```
use IEEE.STD_LOGIC_1164.ALL;
entity alu is
  Port (
    A: in std_logic_vector(3 downto 0);
    B: in std_logic_vector(3 downto 0);
    K: in std_logic_vector(2 downto 0);
    Z: out std_logic_vector(3 downto 0));
```

architecture Behavioral of alu is

```
component add is
  Port (
    add in 1: in std logic vector(3 downto 0);
    add in 2: in std logic vector(3 downto 0);
    add in C: in STD LOGIC;
    add out C: out STD LOGIC;
    add out S: out std logic vector(3 downto 0));
end component;
component and gate is
  Port (
    and in 1: in std logic vector(3 downto 0);
    and in 2: in STD LOGIC vector(3 downto 0);
    and out: out STD LOGIC vector(3 downto 0));
end component;
component or gate is
  Port (
    or in 1: in std logic vector(3 downto 0);
    or in 2: in STD LOGIC vector(3 downto 0);
    or out: out STD LOGIC vector(3 downto 0));
end component;
component xor gate is
  Port (
    xor in 1: in std logic vector(3 downto 0);
    xor in 2: in STD LOGIC vector(3 downto 0);
    xor_out : out STD_LOGIC_vector(3 downto 0));
```

```
end component;
component subtract is
  Port (
    sub in 1: in STD LOGIC vector(3 downto 0);
    sub in 2: in STD LOGIC vector(3 downto 0);
    sub_in_C : in STD_LOGIC;
    sub out : out STD LOGIC vector(3 downto 0));
end component;
component rotate is
  Port (
    rotate in: in std logic vector(3 downto 0);
    rotate out : out std logic vector(3 downto 0));
end component;
component logical shift is
  Port (
    shift in: in STD LOGIC vector(3 downto 0);
    shift out : out STD LOGIC vector(3 downto 0));
end component;
component rotate_through_carry is
  Port (
    rotatec in 1: in STD LOGIC vector(3 downto 0);
    rotatec in C: in STD LOGIC;
    rotatec out: out STD LOGIC vector(3 downto 0);
    rotatec_out_C : out std_logic);
end component;
```

```
signal s1: std logic vector(3 downto 0);
signal s2: std logic vector(3 downto 0);
signal s3: std logic vector(3 downto 0);
signal s4: std logic vector(3 downto 0);
signal s5: std logic vector(3 downto 0);
signal s6: std logic vector(3 downto 0);
signal s7: std logic vector(3 downto 0);
signal s8: std logic vector(3 downto 0);
begin
adding: add port map(add in 1 \Rightarrow A, add in 2 \Rightarrow B, add in C \Rightarrow 0', add out S \Rightarrow s1);
andg: and gate port map (and in 1 \Rightarrow A, and in 2 \Rightarrow B, and out \Rightarrow s2);
org: or gate port map (or in 1 \Rightarrow A, or in 2 \Rightarrow B, or out \Rightarrow s3);
xorg: xor gate port map (xor in 1 \Rightarrow A, xor in 2 \Rightarrow B, xor out \Rightarrow s4);
subtracter: subtract port map (sub in 1 \Rightarrow A, sub in 2 \Rightarrow B, sub in C \Rightarrow '1', sub out \Rightarrow
s5);
rotator: rotate port map (rotate in => A, rotate out => s6);
logicals: logical shift port map (shift in \Rightarrow A, shift out \Rightarrow s7);
rotatorc: rotate through carry port map (rotatec_in_1 => A, rotatec_in_C => '1', rotatec_out
=> s8);
```

```
with K select
  Z \le s1 when "000",
  s2 when "001",
  s3 when "010",
  s4 when "011",
  s5 when "100",
  s6 when "101",
  s7 when "110",
  s8 when others;
end Behavioral;
add.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity add is
  Port (
    add_in_1 : in std_logic_vector(3 downto 0);
    add in 2: in std logic vector(3 downto 0);
    add_in_C: in STD_LOGIC;
    add out C: out STD LOGIC;
    add out S: out std logic vector(3 downto 0));
end add;
```

architecture Behavioral of add is

```
component full adder is
  port (
     fa in 1: in std logic;
     fa in 2: in std logic;
     fa in C: in std logic;
     fa out S: out std logic;
     fa out C: out std logic);
end component;
signal c0, c1, c2, c3: std logic;
signal ss0, ss1, ss2, ss3: std logic;
begin
fal: full adder port map (fa in 1 \Rightarrow add in 1(0), fa in 2 \Rightarrow add in 2(0), fa in C \Rightarrow '0',
fa out S => ss0, fa out C => c0);
fa2: full adder port map (fa in 1 \Rightarrow add in 1(1), fa in 2 \Rightarrow add in 2(1), fa in C \Rightarrow c0,
fa out S \Rightarrow ss1, fa out C \Rightarrow c1;
fa3: full adder port map (fa in 1 \Rightarrow add in 1(2), fa in 2 \Rightarrow add in 2(2), fa in C \Rightarrow c1,
fa out S \Rightarrow ss2, fa out C \Rightarrow c2;
fa4: full adder port map (fa in 1 \Rightarrow add in 1(3), fa in 2 \Rightarrow add in 2(3), fa in C \Rightarrow c2,
fa out S => ss3, fa out C => c3);
add out C \le c3;
add out S \le ss3 \& ss2 \& ss1 \& ss0;
```

end Behavioral;

```
and gate.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity and gate is
  Port (
    and in 1: in std logic vector(3 downto 0);
    and_in_2 : in STD_LOGIC_vector(3 downto 0);
    and out: out STD LOGIC vector(3 downto 0));
end and gate;
architecture Behavioral of and gate is
begin
and out(0) \leq= and in 1(0) and and in 2(0);
and_out(1) <= and_in_1(1) and and_in_2(1);
```

and_out(2) <= and_in_1(2) and and_in_2(2);

and out(3) \leq = and in 1(3) and and in 2(3);

end Behavioral;

```
or_gate.vhd
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity or gate is
  Port (
    or in 1: in std logic vector(3 downto 0);
    or in 2: in STD LOGIC vector(3 downto 0);
    or out: out STD LOGIC vector(3 downto 0));
end or gate;
architecture Behavioral of or gate is
begin
or out(0) \leq or in 1(0) or or in 2(0);
or out(1) \leq or in 1(1) or or in 2(1);
or out(2) \le or in 1(2) or or in 2(2);
or_out(3) <= or_in_1(3) or or_in_2(3);
end Behavioral;
xor gate.vhd
library IEEE;
```

use IEEE.STD LOGIC 1164.ALL;

Port (

```
entity xor gate is
  Port (
    xor_in_1 : in std_logic_vector(3 downto 0);
    xor_in_2 : in STD_LOGIC_vector(3 downto 0);
    xor_out : out STD_LOGIC_vector(3 downto 0));
end xor gate;
architecture Behavioral of xor gate is
begin
xor out(0) \le xor in 1(0) xor xor in 2(0);
xor_out(1) <= xor_in_1(1) xor xor_in_2(1);
xor_out(2) <= xor_in_1(2) xor xor_in_2(2);
xor out(3) \le xor in 1(3) xor xor in 2(3);
end Behavioral;
subtrtact.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity subtract is
```

```
sub_in_1 : in STD_LOGIC_vector( 3 downto 0);
     sub in 2: in STD LOGIC vector(3 downto 0);
     sub in C: in STD LOGIC;
     sub out : out STD LOGIC vector(3 downto 0));
end subtract;
architecture Behavioral of subtract is
component full adder is
  port (
     fa in 1: in std logic;
     fa in 2: in std logic;
     fa in C: in std logic;
     fa out S: out std logic;
     fa out C: out std logic);
end component;
signal c0, c1, c2, c3: std logic;
signal s 0, s 1, s 2, s 3: std logic;
signal d: std logic vector(3 downto 0);
begin
d \le not sub in 2;
fa1: full adder port map (fa in 1 \Rightarrow sub in 1(0), fa in 2 \Rightarrow d(0), fa in C \Rightarrow sub in C,
fa out S \Rightarrow s = 0, fa out C \Rightarrow c0;
```

full adder.vhd

end full adder;

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity full_adder is
port (
    fa_in_1: in std_logic;
    fa_in_2: in std_logic;
    fa_in_C: in std_logic;
    fa_out_S: out std_logic;
    fa_out_C: out std_logic);
```

architecture Behavioral of full adder is

13.03.2024 Emir Arda Bayer 22201832-4

begin

rotate $out(3) \le rotate in(2)$;

```
fa out S \le (fa \text{ in } 1 \text{ xor } fa \text{ in } 2) \text{ xor } fa \text{ in } C;
fa out C \le (fa \text{ in } 1 \text{ and } fa \text{ in } 2) \text{ or } (fa \text{ in } 2 \text{ and } fa \text{ in } C) \text{ or } (fa \text{ in } 1 \text{ and } fa \text{ in } C);
end Behavioral;
rotate.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity rotate is
   Port (
      rotate_in : in std_logic_vector(3 downto 0);
      rotate out: out std logic vector(3 downto 0));
end rotate;
architecture Behavioral of rotate is
begin
rotate out(0) \le rotate in(3);
rotate out(1) \le rotate in(0);
rotate out(2) \le rotate in(1);
```

end Behavioral;

```
logical_shift.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
entity logical_shift is
  Port (
     shift_in : in STD_LOGIC_vector(3 downto 0);
     shift_out : out STD_LOGIC_vector(3 downto 0));
end logical_shift;
```

architecture Behavioral of logical_shift is

begin

```
shift_out(0) <= shift_in(1);
shift_out(1) <= shift_in(2);
shift_out(2) <= shift_in(3);
shift_out(3) <= '0';</pre>
```

end Behavioral;

rotate_through_carry.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity rotate_through_carry is
  Port (
    rotatec in 1: in STD LOGIC vector(3 downto 0);
    rotatec in C: in STD LOGIC;
    rotatec out: out STD LOGIC vector(3 downto 0);
    rotatec_out_C : out std_logic);
end rotate through carry;
architecture Behavioral of rotate through carry is
begin
rotatec out(1) \leq rotatec in C;
rotatec out(0) \leq rotatec in 1(3);
rotatec out(2) \leq rotatec in 1(0);
rotatec_out(3) <= rotatec_in_1(1);
rotatec out C \le \text{rotatec} in 1(2);
end Behavioral;
```

cons.xdc

```
# Switches
set property PACKAGE PIN V17 [get ports {A[0]}]
  set property IOSTANDARD LVCMOS33 [get ports {A[0]}]
set property PACKAGE PIN V16 [get ports {A[1]}]
  set property IOSTANDARD LVCMOS33 [get ports {A[1]}]
set property PACKAGE PIN W16 [get ports {A[2]}]
  set property IOSTANDARD LVCMOS33 [get ports {A[2]}]
set property PACKAGE PIN W17 [get ports {A[3]}]
  set property IOSTANDARD LVCMOS33 [get ports {A[3]}]
set property PACKAGE PIN W15 [get ports {B[0]}]
  set property IOSTANDARD LVCMOS33 [get ports {B[0]}]
set property PACKAGE PIN V15 [get ports {B[1]}]
  set property IOSTANDARD LVCMOS33 [get ports {B[1]}]
set property PACKAGE PIN W14 [get ports {B[2]}]
  set property IOSTANDARD LVCMOS33 [get ports {B[2]}]
set property PACKAGE PIN W13 [get ports {B[3]}]
  set property IOSTANDARD LVCMOS33 [get ports {B[3]}]
set property PACKAGE PIN U1 [get ports {K[0]}]
  set property IOSTANDARD LVCMOS33 [get ports {K[0]}]
set property PACKAGE PIN T1 [get ports {K[1]}]
  set property IOSTANDARD LVCMOS33 [get ports {K[1]}]
set_property PACKAGE_PIN R2 [get_ports {K[2]}]
  set property IOSTANDARD LVCMOS33 [get ports {K[2]}]
# LEDs
set property PACKAGE PIN U16 [get ports {Z[0]}]
  set property IOSTANDARD LVCMOS33 [get ports {Z[0]}]
```

```
set_property PACKAGE_PIN E19 [get_ports {Z[1]}]
  set_property IOSTANDARD LVCMOS33 [get_ports {Z[1]}]
set property PACKAGE PIN U19 [get ports {Z[2]}]
  set property IOSTANDARD LVCMOS33 [get ports {Z[2]}]
set_property PACKAGE_PIN V19 [get_ports {Z[3]}]
  set property IOSTANDARD LVCMOS33 [get ports {Z[3]}]
alu tb.vhd
library IEEE;
use IEEE.Std logic 1164.all;
use IEEE.Numeric Std.all;
entity alu th is
end;
architecture bench of alu tb is
component alu
  Port (
    A: in std logic vector(3 downto 0);
    B: in std logic vector(3 downto 0);
    K: in std logic vector(2 downto 0);
    Z : out std logic vector(3 downto 0));
end component;
```

```
signal A: std_logic_vector(3 downto 0);
signal B: std logic vector(3 downto 0);
signal K: std logic vector(2 downto 0);
signal Z: std logic vector(3 downto 0);
begin
uut: alu port map (
  A => A,
  B \Rightarrow B,
  K \Rightarrow K,
  Z \Rightarrow Z);
stimulus: process
begin
A<="1010";
B<="0101";
K<="000";
wait for 100 ns;
A<="1010";
B<="0101";
K<="001";
wait for 100 ns;
```

A<="1010";

B<="0101";

K<="010";

wait for 100 ns;

A<="1010";

B<="0101";

K<="011";

wait for 100 ns;

A<="1010";

B<="0101";

K<="100";

wait for 100 ns;

A<="1010";

B<="0101";

K<="101";

wait for 100 ns;

A<="1010";

B<="0101";

K<="110";

wait for 100 ns;

A<="1010";

B<="0101";

K<="111";

wait for 100 ns;

13.03.2024 Emir Arda Bayer 22201832-4

wait;
end process;

end;