BBM 203: Logic Design Lab

Fall 2020


Lab Experiment 5 – Report

Emirhan Topcu 21827899

Problem

Designing and simulating sequential circuits in Verilog HDL.


Convert the given state transition diagram to state transition table.



Determine the number of D flip flops you need to use to store the state information, and derive the input and output equations from the state transition table. Minimize the functions using K-Maps.

| the functions using K-Maps. | | | | | |
|-----------------------------|----------|------------|---|--------|----------------|
| Present State | e Inputs | Next State | | Output | |
| AB | X Y | A | B | Fa | F ₂ |
| 0 0 | 0 0 | 0 | 0 | 0 | 0 |
| 0 0 | 01 | 0 | O | 0 | 0 |
| 0 0 | 110 | 0 | 1 | 0 | 1 |
| 0 0 | 1111 | 0 | 1 | 0 | 1 |
| 0 1 | 00 | 1 | 0 | 1 | 0 |
| 0 1 | 101 | 11 | 1 | 1 | 1 |
| 0 1 | 110 | 11 | 0 | 1 | 0 |
| 0 1 | 111 | 11 | 1 | 1 | 1 |
| 1 0 | 100 | | | 0 | 0 |
| 10 | 101 | | 0 | 10 | 0 |
| 1 0 | 10 | 1 | 0 | 11 | 0 |
| 1 0 | 111 | 1 | 1 | 1 | 1 |
| 1 1 | 100 | 0 | 0 | 0 | Ó |
| 1 1 | 01 | 0 | 0 | 0 | 0 |
| 1 1 | 10 | 1 | 0 | 1 | 0 |
| 1 1 | 1 10 | 1 | 1 | 11 | 1 |
| | | | | | |

Use the simplified functions to obtain the design schematic that uses D flip flops.



Include three Verilog code solutions for all specified modules:

Dflipflop.v

```
timescale lns / lps

module Dflipflop(
    input D,
    input clock,
    output reg Q
    );

always @ (posedge clock)
    begin
    Q <= D;
    end

endmodule</pre>
```

controller.v

```
include "Dflipflop.v"
module controller(F, x, y, clock);
input x, y, clock;
output [1:0] F;
reg [1:0] p_state = 2'b00;
wire [1:0] n_state;

Dflipflop flipflop1(.D((~p_state[1] & ~p_state[0] & x) | (~p_state[1] & p_state[0] & y) | (x & y)), .clock(clock), .Q(n_state[0]));
Dflipflop flipflop2(.D((~p_state[1] & p_state[0]) | (p_state[1] & x)), .clock(clock), .Q(n_state[1]));

always@ (posedge clock)
begin
    p_state <= n_state;
end
assign F [1] = n_state [1];
assign F [0] = n_state [0];
endmodule</pre>
```

controller_tb.v

```
include "controller.v"
module controller_tb;
   reg x, y, clock = 0;
   wire [1:0] F;
    controller UUT (
        .x(x), .y(y), .clock(clock), .F(F)
    );
    always begin
        #5
        clock = 1;
        clock = 0;
    end
    initial begin
       x = 0; y = 0;
        #50 x = 1;
        #50 y = 1;
        #50 x = 1; y = 1;
        #50 x = 0;
        #50 x = 0;
        #50 x = 1;
        #50 y = 0;
        $50 x = 1; y = 0;
        $50 x = 0;
        #50 x = 1;
        #50 y = 0;
        #50 x = 1; y = 1;
        $50 x = 1; y = 0;
        $finish:
   end
```

Include the obtained waveform and explain.



I've checked for all the inputs and it works as it supposed to. For all the edges in the state transition diagram, I included a test block in the test bench and every execution for every edge works perfectly.