

# A 12-GHz High-Efficiency Tapered Traveling-Wave Power Amplifier With Novel Power Matched Cascode Gain Cells Using SiGe HBT Transistors

Benjamin Sewiolo, *Student Member, IEEE*, Georg Fischer, *Senior Member, IEEE*, and Robert Weigel, *Fellow, IEEE*

**Abstract**—In this paper, we present the analysis, design, and implementation of an integrated power distributed amplifier (DA), fabricated in a low-cost 0.25- $\mu\text{m}$  SiGe BiCMOS technology. The circuit consists of four novel inductively peaked cascode gain cells, which are capacitively coupled to the base line for power optimization and bandwidth enhancement. Due to the tapered collector line, no output termination resistor is required, which provides higher efficiency. Design tradeoffs for maximum bandwidth, gain, output power, and efficiency are discussed by means of analytical calculations and simulations. A gain of 11 dB with a gain flatness of  $\pm 1$  dB has been measured over a frequency range from 1 to 12 GHz. 19.5-dBm output power is obtained at the 1-dB compression point ( $P_{1\text{ dB}}$ ) in the desired frequency range with an associated power-added efficiency of 22.1% and a maximum output third-order intercept point of 31.5 dBm. The power dissipation of the amplifier is 400 mW from a 5-V supply. On-chip biasing is implemented via low dropout voltage reference driven by a bandgap voltage source. To the authors' knowledge, this is the highest output power achieved by an HBT DA in SiGe technology in this frequency range. The chip size is 2.1 mm<sup>2</sup>. Good agreement between simulation and measurement were achieved.

**Index Terms**—BiCMOS, distributed amplifier (DA), integrated circuits, power amplifier, traveling-wave amplifier (TWA), silicon germanium (SiGe).

## I. INTRODUCTION

ULTRA-WIDEBAND (UWB) has received significant attention as a promising and strongly evolving technique for high data-rate communications, high-resolution short-range radar sensors, and high-precision local positioning systems. By spreading the signal power over a wide range of the radio spectrum, large frequency diversity, high spatial resolution, and high sensitivity can be achieved. Distributed amplifiers (DAs) are appealing aspirants for UWB systems due to their inherently large bandwidth. The two major challenges in designing distributed power amplifiers are maintaining high linearity over the entire bandwidth since narrowband linearization techniques cannot be utilized and achieving high output power and efficiency. Integrated traveling wave power amplifiers with high output power have already been published in leading-edge III/V technologies, like GaAs [1]–[3], providing high substrate isolation and

$f_t BV_{ceo}$  values. More than 30-dBm output power at about 20% power-added efficiency (PAE) have been reported thus far [1].

The silicon germanium (SiGe) BiCMOS technology allows implementation of high-frequency integrated mixed-signal circuits for higher level of system integration on chip. Hence, BiCMOS constitutes an alternative for implementation of low cost and highly integrated RF circuits. However, silicon suffers from large parasitic elements both in active and passive devices. The main obstacles in the design of silicon-based traveling-wave amplifiers (TWAs) are the low quality factors of on-chip spiral inductors and transmission lines, which reduce gain and efficiency [4]. Recently, several silicon-based DAs have been published in SiGe BiCMOS [4]–[6] and CMOS technology [7]–[10] mostly for low-noise and low-power applications. In [11], a 90-GHz DA in 0.12- $\mu\text{m}$  silicon-on-insulator (SOI) CMOS has been presented, which exhibits 12-dBm output power and a 210-mW supply. Significant performance advantages have been published in [12] utilizing combined multigated transistors and capacitance compensation. The maximum output power at the 1-dB compression point is 15.6 dBm with an associated PAE of 20%. However, the linearization is optimized for 5 GHz and more than 14-dBm output power can only be achieved over 4–7 GHz. A DA using an integrated 16:1 transformer and providing 21-dBm saturated output power from 0.6 to 2.8 GHz has been presented in [13]. In [14], a DA using a cascade of inductively coupled common source gain cells has been published providing a considerably higher transconductance and low power consumption.

In this paper, we discuss the analysis, design, and implementation of an HBT power DA delivering almost constant output power over the entire frequency range of 1–12 GHz. The circuit was fabricated in 0.25- $\mu\text{m}$  IHP SGB25V value technology featuring a metal stack with four aluminum metal layers. A thick top-metal layer is included for implementing inductors. The novel inductively peaked cascode configuration delivers higher gain and excellent power matching for both transistors. With 19.5-dBm output power and  $11 \pm 1$  dB gain up to 12 GHz, the presented DA significantly improves the state-of-the-art performance of HBT wideband power amplifiers.

## II. ANALYSIS

### A. Distributed Amplification

The principle of distributed amplification using discrete transistors is a technique where the input and output capacitances of the transistors are combined with lumped inductors to form

Manuscript received February 04, 2009; revised May 18, 2009. First published August 25, 2009; current version published October 14, 2009. This work was supported by the Deutsche Forschungsgemeinschaft (DFG) under Contract UKoLoS (HaLoS).

The authors are with the Institute for Electronics Engineering, University of Erlangen-Nuremberg, D-91058 Erlangen, Germany (e-mail: sewiolo@lfe; fischer@lfe; weigel@lfe).

Digital Object Identifier 10.1109/TMTT.2009.2029029




Fig. 1. Basic structure of a standard DA with four cascode stages.

artificial transmission lines. The characteristic impedance of a lossless artificial transmission line  $Z_o$  and its propagation constant  $\beta$  can be calculated as

$$Z_o = \sqrt{\frac{L}{C}} \quad (1)$$

$$\beta = \omega\sqrt{LC} \quad (2)$$

for  $f \ll f_c$ , where  $f_c$  is the 3-dB cutoff frequency of the lossless transmission line. It normally determines the bandwidth of the DA [14], given as

$$f_c = \frac{1}{\pi\sqrt{LC}}. \quad (3)$$

Fig. 1 shows the simplified schematic of a standard DA with four cascode stages [15]. Additional parallel capacitances  $C_c$  in the output line compensate the smaller  $c_{ce}$  values and achieve constructive RF signal addition.

The electrical lengths of the artificial transmission lines  $\theta_{ck}$  and  $\theta_{bk}$  will be determined by the coherent addition of the collector currents. This condition is given by

$$\theta_{bk} = \theta_{ck}, \quad 1 \leq k \leq N. \quad (4)$$

However, output power, gain, and efficiency of conventional DAs are restricted by several limiting factors described in [16], such as the losses in the collector line termination resistor  $Z_{oc}$ . In Section III, methods are described to overcome these issues.

### B. Power DA Design Topology

In order to achieve a high output voltage swing, a low transistor knee voltage  $V_k$  is required [17]. Since this goes along with a large emitter area in HBT transistors, the parasitic capacitances become very large. This strongly affects the resonant frequency of the DA according to (3). However, the inductor values of the base line  $L_b$ , as shown in Fig. 1, are given by their characteristic impedance  $Z_{ob}$  and the base-emitter capacitance  $c_{be}$ . Since  $c_{be}$  is larger than  $c_{ce}$ , capacitive coupling has to be applied in order to increase the bandwidth and linearity [18]. This can be achieved by adding a capacitor  $C_{bi}$  ( $1 \leq i \leq N$ ), where  $N$  is the number of stages, as depicted in Fig. 2. The total capaci-




Fig. 2. Simplified schematic of a four-stage tapered DA with capacitive coupling.

tance  $C_{bi}c_{be}/C_{bi} + c_{be}$  is a tradeoff between gain, linearity, and bandwidth since the capacitive voltage divider limits the voltage swing at the base-emitter diode.

The required inductance is calculated according to

$$L_b = \frac{Z_{ob}^2 C_{bi} c_{be}}{C_{bi} + c_{be}}. \quad (5)$$

The cutoff frequency of the capacitively coupled base line can be expressed by

$$f_c = \frac{1}{\pi} \sqrt{\frac{C_{bi} + c_{be}}{L_b C_{bi} c_{be}}}. \quad (6)$$

By varying the capacitances  $C_{bi}$ , the loss of the input line is compensated and the input drive at each gain cell is equalized [1].

Fig. 3 illustrates a general collector-line model for DAs. The parasitic capacitances and inductances are depicted as transmission lines for a clearer presentation. Assuming a uniform voltage distribution on the base line, each transistor, except the first one, can be matched to yield its optimum load [1]. Since the collector line is terminated by the dumping load conductance  $Y_{oc}$ , the admittance of the first gain cell  $G_1$  is calculated as  $G_{opt} + Y_{oc}$ , which results in a reduced output power of the first gain cell. For the given electrical lengths by (4), the optimum output power for an  $N$ -stage DA is

$$P_{out} = \left( \frac{G_{opt}}{G_{opt} + Y_{oc}} + (N - 1) \right) P_{max} \quad (7)$$

where  $P_{max}$  is the maximum output power of each gain cell. The base-line attenuation determines the maximum number of sections and the output power [19]. The maximum output power can be achieved if  $Z_{oc} \rightarrow \infty$ , providing all power directly at the load. For this case, the total output power is

$$P_{out} = NP_{max} \quad (8)$$

according to (7). Therefore, each gain cell output has to see its optimum load impedance  $R_{opt}$  looking toward the load to yield its maximum output power.




Fig. 3. Equivalent collector-line model.

The equivalent load resistance of the  $N$  cell device  $R_L$  is simply the parallel combination of the optimum resistances

$$R_L = \frac{R_{\text{opt}}}{N}. \quad (9)$$

The waves add together constructively when the length of the artificial collector transmission line compensates the delays of the conventional low-pass DA input circuit. Therefore, the equivalent capacitances of the gain cells are sequentially connected to an artificial collector line network, as shown in Fig. 2. The network consists of line segments with a special characteristic impedance, which changes from cell to cell and is, therefore, nonuniformly distributed. In order to achieve a coherent addition of the collector currents and a flat gain, additional shunt capacitances  $C_{ci}$  ( $1 \leq i \leq N - 1$ ) are connected to the collectors of the cascode cells. Considering (2) and (3) the 3-dB cutoff frequency of the tapered collector line decreases with the number of stages as

$$f_{c,\text{taper}} = \frac{1}{\pi N Z_o C_{ce}}. \quad (10)$$

As a tradeoff for highest gain over the whole frequency range up to 12 GHz, four stages have been chosen. For a larger number of stages, the substrate losses degrade the RF gain rapidly at higher frequencies. The input and output impedances are  $Z_o = 50 \Omega$  so that the optimum output resistance  $R_{\text{opt}}$  of each of the four stages has to be  $200 \Omega$  according to Fig. 2. This value has to be considered in the load line behavior during the design procedure. The artificial transmission lines are formed by combining the capacitances of the transistors with spiral inductors to reduce chip size.

### C. Device Characterization and Modeling

The DA was fabricated in 0.25- $\mu\text{m}$  IHP SGB25V SiGe BiCMOS technology featuring a metal stack with four aluminum metal layers and a substrate resistivity of  $20 \Omega \cdot \text{cm}$ . Three different HBT transistors for standard, high-performance, and high-voltage purposes are available.

In Fig. 4, the small-signal model (SSM) of a 36.4- $\mu\text{m}^2$  emitter transistor with a cutoff frequency  $f_t$  of 45 GHz is shown. Since, according to [17], the optimum load impedance for a class-A power amplifier is

$$R_{\text{opt}} = \frac{V_{ce0} - V_k}{I_{\text{max}}} \quad (11)$$




Fig. 4. SSM of 36.4- $\mu\text{m}^2$  emitter HBT at  $V_{ce} = 2.5 \text{ V}$ ,  $V_{be} = 0.848 \text{ V}$ ,  $I_c = 20 \text{ mA}$ ,  $g_m = 525 \text{ mS}$ ,  $R_b = 2.7 \Omega$ ,  $r_{be} = 200 \Omega$ ,  $r_{ce} = 131 \Omega$ ,  $c_{be} = 2 \text{ pF}$ ,  $c_{cb} = 91 \text{ fF}$ , and  $c_{ce} = 28 \text{ fF}$ .




Fig. 5. Comparison between VBIC model and SSM  $S$ -parameter simulations of 36.4- $\mu\text{m}^2$  emitter HBT at  $V_{ce} = 2.5 \text{ V}$ ,  $V_{be} = 0.848 \text{ V}$ , and  $I_c = 20 \text{ mA}$  from 1 to 30 GHz.

the bias point has been set to  $V_{ce} = 2.5 \text{ V}$  and  $I_c = 20 \text{ mA}$  for 4-V collector-emitter breakdown voltage  $V_{ceo}$  and  $R_{\text{opt}} = 100 \Omega$  for each cascode transistor. The comparably large transistor size is essential to decrease the knee voltage  $V_k$  for high efficiency. The simulated  $S$ -parameters of the Vertical Bipolar Inter-Company (VBIC) model and the proposed SSM of Fig. 4 are depicted in Fig. 5. At this bias point, a  $f_t$  of 41.5 GHz and a  $f_{\text{max}}$  of 65.5 GHz were extracted.

In Section III, a novel cascode power-matching approach is introduced using the proposed model.

### D. Novel Cascode Power Matching Approach

In order to increase the HBT distributed power amplifier performance, which is limited by the characteristic of the used active cells [3], alternative structures are investigated. The cascode cell is an appealing circuit due to its higher output impedance, higher breakdown voltage, and reduced Miller effect. Indeed, if the two transistors are loaded by the required impedance for optimum power, the maximum power should be available and the cascode output should be twice as high as compared to a single transistor. However, the conventional cascode configuration does not meet these conditions since the common base transistor's ( $T_{cb}$ ) low-input impedance restricts the output voltage excursion of the common emitter transistor ( $T_{ce}$ ). Therefore, it does not see its optimum power load impedance [1]. In addition, the power performance of the cascode cell becomes one of the most important challenges to obtain maximum output power over the required bandwidth. To be power optimized, another series capacitor  $C_a$  is added on the base of  $T_{cb}$  to avoid its early power saturation compared to  $T_{ce}$  [20]. An SSM of the modified




Fig. 6. SSM of the modified cascode gain cell.

cascode gain cell is depicted in Fig. 6. The input impedance of  $T_{cb}$  can be calculated as

$$\begin{aligned} z_{be,i} &= \frac{r_{be,i}}{1 + j\omega C_{be,i} r_{be,i}} \\ z_{cb,i} &= \frac{1}{j\omega C_{cb,i}} \\ z_{ce,i} &= \frac{1 + j\omega C_{ce,i} r_{ce,i}}{j\omega C_{ce,i}} \\ z_{in,cb} &= r_{be,2} + R_{b,2} + \frac{1}{j\omega C_a} \end{aligned} \quad (12)$$

for  $i = 1, 2$ ; the output impedance of  $T_{ce}$  as

$$z_{out,ce} = \frac{z_{ce}(z_{be,1} + z_{cb,1})}{z_{ce,1} + z_{be,1} + z_{cb,1}}. \quad (13)$$

The capacitor  $C_a$  and input impedance  $z_{in,cb}$  act as a voltage divider between the optimum values for  $v_{ce1}$  and  $v_{be2}$ . For HBT transistors with low input impedances and high input capacitances  $c_{be}$ , this procedure strongly affects  $v_{be2}$  and the amplifier gain as well according to

$$v_{out} \approx g_{m1} v_{be1} \left[ z_{ce,1} \parallel \left( R_{b,2} + \frac{1}{j\omega C_a} + z_{be,2} \right) \right] \times g_{m2} v_{be2} z_{ce,2} \quad (14)$$

with

$$v_{be2} \approx \left( \frac{z_{be,2}}{R_{b,2} + \frac{1}{j\omega C_a} + z_{be,2}} \right) v_{ce1} \quad (15)$$

whereby the impact of  $c_{cb}$  is neglected. Therefore, a tradeoff between high gain and output power has to be investigated [16], [21]. In order to achieve higher gain and more bandwidth, an additional inductor is added between the collector of  $T_{ce}$  and the emitter of  $T_{cb}$ . The small-signal schematic of the modified cascode cell with inductive peaking is presented in Fig. 7.

The output resistance  $z_{out}$  of the modified cascode circuit can be written as

$$z_{out} \approx z_{ce,2} + \left[ (j\omega L_a + z_{ce,1}) \parallel \left( z_{be,2} + R_{b,2} + \frac{1}{j\omega C_a} \right) \right] \quad (16)$$





Fig. 7. SSM of the modified cascode cell with inductive peaking.

Fig. 8. Voltage gain of the cascode cell with and without additional inductor  $L_a = 1.5$  nH and various capacitances  $C_a$ .

neglecting the influence of  $c_{cb}$ . This leads to a resonance effect, which is dominated by  $L_a$ ,  $C_a$ , and  $c_{be}$ . The self-resonant frequency  $f_r$  of the  $LC$  low pass according to (3) can be calculated as

$$f_r = \frac{1}{\pi \sqrt{L_a (C_a + c_{be,2})}}. \quad (17)$$

The influence of a 1.5-nH inductor and various capacitances  $C_a$  on the voltage gain of the cascode cell is demonstrated in Fig. 8.

The resonant frequency shows good agreement with the theoretical considerations in (17). Another effect is that the output impedance of the cascode cell increases significantly from 2 to 15 GHz with the influence of the 1.5-nH inductor.

The initial values for  $L_a$  and  $C_a$  are then optimized under large-signal conditions using nonlinear simulations of the inductively peaked cascode circuit close to 1-dB compression point in order to obtain the maximum output power and efficiency. Thereby one single cell from Fig. 2 is used to synthesize the required ratio between the values of the inductor and capacitor. The test circuit is terminated with a 200- $\Omega$  resistor. The goal is to have equal deflections of the load lines both for the common emitter and common base transistor. Fig. 10 shows the intrinsic load lines, exemplarily at 6 GHz, of the two transistors with the optimized values  $L_a = 1$  nH and  $C_a = 130$  fF.

These results demonstrate that the proposed cascode configuration can obtain twice the output voltage swing compared to




Fig. 9. Complete schematic representation of the implemented TWA structure.




Fig. 10. Simulated intrinsic load lines of one cascode cell at 6 GHz for  $L_a = 1$  nH and  $C_a = 130$  fF.

a single common emitter transistor at the same collector current so that twice the output power can be achieved.

### III. CIRCUIT DESIGN AND LAYOUT

A four-stage tapered collector line TWA with capacitive coupling and power-matched cascode cells has been implemented using the methodology previously described. A simplified schematic is depicted in Fig. 9. Each gain cell consists of two  $36.4\text{-}\mu\text{m}^2$  transistors with  $BV_{ceo}$  of 4 V and a peak  $f_t$  value of 45 GHz, which are connected by a 1-nH inductor  $L_a$ , which exhibits a  $Q$  factor of 20 at 12 GHz. Staggered inductors  $L_{c1} > L_{c2} > L_{c3} > L_{c4}$  together with shunt capacitances  $C_{ci} \parallel c_{ce}$  ( $1 \leq i \leq 3$ ) form the tapered collector line to achieve a coherent addition of the currents and a flat gain over the entire bandwidth.

Biasing is implemented using current mirrors with a ratio of 32 : 1 and a low dropout (LDO) voltage reference driven by the bandgap voltage source. A chip microphotograph of the implemented circuit is shown in Fig. 11. The transistors are biased through the collector line by means of an external bias-tee. The bias point was selected at  $V_{CC} = 5$  V and  $V_{DD} = 2.6$  V. A power and ground grid facilitates a low-impedance connection




Fig. 11. Microphotograph of the fabricated  $2.1\text{ mm}^2$  traveling-wave power amplifier.

and due to the low distance between the congruent metal grids a large capacitor is shaped. The chip size of the amplifier circuit is  $2.1\text{ mm}^2$ .

### IV. MEASUREMENT RESULTS

The distributed power amplifier chip was tested via on-wafer probing. The measurements of the circuit were carried out using an Agilent N5242A PNA-X vector network analyzer. Fig. 12 shows the simulated and measured small-signal gain  $S_{21}$  and input return loss  $S_{11}$ .

The TWA exhibits a measured gain of 11 dB with a gain ripple of  $\pm 1$  dB up to 12 GHz and a 3-dB bandwidth of 13 GHz. Simulated and measured output return loss  $S_{22}$  and reverse isolation  $S_{12}$  are illustrated in Fig. 13. Both the input and output return losses are below  $-12$  dB over the entire frequency range. The measured reverse isolation  $S_{12}$  remains below  $-35$  dB. The circuit is unconditionally stable, also verified for large RF input signals.

TABLE I  
STATE-OF-THE-ART OF UWB PA PERFORMANCE. AT 2-10-GHz FREQUENCY RANGE

Ref.	Technology	Bandwidth	Gain	$P_{1\text{dB}}$	$P_{dc}$	PAE	Chip size
[7]	0.13 $\mu\text{m}$ CMOS	2–8 GHz	17 dB	3.5 dBm	84 mW	2.36 %	-
[8]	0.18 $\mu\text{m}$ CMOS	3–10 GHz	10 dB	5.6–9.4 dBm	100 mW	3.0–7.8 %	1.76 mm <sup>2</sup>
[10]	0.18 $\mu\text{m}$ SiGe BiCMOS	0.1–11 GHz	8 dB	-6.1– -5.2 dBm	21.6 mW	1–1.2 %	0.76 mm <sup>2</sup>
[11]	0.12 $\mu\text{m}$ SOI CMOS	1–90 GHz	11 dB	12 dBm	210 mW	6.95 %	1.28 mm <sup>2</sup>
[12]	0.18 $\mu\text{m}$ CMOS	3.7–8.8 GHz	8.24 dB	12–15.6 dBm	154 mW	8.7–20 %	2.8 mm <sup>2</sup>
[13]	0.13 $\mu\text{m}$ CMOS	0.6–2.8 GHz	20 dB	14–17 dBm	-	3–6.5 %	3.6 mm <sup>2</sup>
[14]	0.18 $\mu\text{m}$ CMOS	0–11 GHz	11/16 dB	-	19.6/100 mW	-	1.44 mm <sup>2</sup>
[16]	0.25 $\mu\text{m}$ SiGe BiCMOS	2–12 GHz	9.5 dB	13–14.3 dBm	250 mW	7.71–9.6 %	1.16 mm <sup>2</sup>
This Work	0.25 $\mu\text{m}$ SiGe BiCMOS	1–12 GHz	12 dB	16.2–19.5 dBm <sup>1</sup>	400 mW	10.3–22.1 % <sup>1</sup>	2.1 mm <sup>2</sup>




Fig. 12. Simulated and measured small-signal gain  $S_{21}$  and input return loss  $S_{11}$ .




Fig. 13. Simulated and measured output return loss  $S_{22}$  and isolation  $S_{12}$ .




Fig. 14. Output power  $P_{\text{out}}$  and PAE at center frequency 7 GHz.

Fig. 14 shows the output power and PAE at the center frequency of 7 GHz. The 1-dB compression point is at 17.45 dBm with an associated PAE of 13.9%. The saturated output power




Fig. 15. Output power  $P_{\text{out}}$ , PAE, and OIP3 measured at 1-dB compression point.

is 20 dBm and the maximum PAE is 22.1%. Output power at 1-dB compression point, corresponding PAE, and the output third-order intercept point (OIP3) are depicted in Fig. 15.

The output power at  $P_{1\text{dB}}$  varies from 16.2 to 19.5 dBm between 2–10 GHz with a PAE ranging from 10.3% up to 22.1%. An almost flat characteristic has been obtained over the entire bandwidth. The third-order intermodulation intercept point is better than 26.8 dBm up to 12 GHz and 31.5 dBm at its maximum.

The accomplished performance is compared with the state-of-the-art in Table I. The DA in [12], which is implemented in 0.18- $\mu\text{m}$  CMOS, comes closest for comparison. Its maximum output power at a 1-dB compression point is 15.6 dBm with an associated PAE of 20% and 8.24-dB gain. The novel cascode power matching approach with an additional inductor shows significant improvement compared to [16] with 14-dBm output power and 9.5-dB gain.

This tapered DA achieves a maximum output power at  $P_{1\text{dB}}$  of 19.5 dBm and 11-dB gain with a flatness of  $\pm 1$  dB. To the authors' knowledge, the broadband performance is the best that has been published for SiGe BiCMOS thus far.

## V. CONCLUSION

A tapered collector line traveling-wave power amplifier with a new cascode power matching approach has been implemented using a low-cost 0.25- $\mu\text{m}$  SiGe BiCMOS technology. The optimum tradeoff between wide frequency range, high gain, and output power has been investigated and a demonstrator chip was designed. An efficient design procedure has been developed

considering the power distribution between the amplifier stages and their load line behavior. The SiGe DA was manufactured at the IHP, and, to the authors' knowledge, exhibits the best broadband performance ever reported for SiGe BiCMOS DAs in that frequency range.

#### ACKNOWLEDGMENT

The authors acknowledge all partners and subcontractors of the UKoLoS consortium who contributed to this work.

#### REFERENCES

- [1] B. Campovecchio, B. L. Bras, M. Lajugie, and J. Obregon, "Optimum design of distributed power-FET amplifiers. Application to a 2–18 GHz MMIC module exhibiting improved power performances," in *IEEE Microw. Millimeter-Wave Monolithic Circuits Symp. Dig.*, May 1994, pp. 125–128.
- [2] C. Duperrier, M. Campovecchio, L. Roussel, M. Lajugie, and R. Quere, "New design method of uniform and nonuniform distributed power amplifiers," *IEEE Trans. Microw. Theory Tech.*, vol. 49, no. 12, pp. 2494–2500, Dec. 2001.
- [3] J. P. Frayssé, J. P. Viaud, M. Campovecchio, P. Auxemery, and R. Quéré, "A 2 W, high efficiency, 2–8 GHz, Cascode HBT MMIC power distributed amplifier," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2000, vol. 1, pp. 529–532.
- [4] G. A. Lee, K. Hyunseok, and F. D. Flaviis, "Advanced design of broadband distributed amplifier using a SiGe BiCMOS technology," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2003, vol. 1, pp. 189–192.
- [5] M.-D. Tsai, K.-Y. Lin, and H. Wang, "A 5.4-mW LNA using 0.35  $\mu\text{m}$  SiGe BiCMOS technology for 3.1–10.6 GHz UWB wireless receivers," in *IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2005, pp. 335–338.
- [6] D. Guckenberger and K. T. Kornegay, "Design of a differential distributed amplifier and oscillator using close-packed interleaved transmission lines," *IEEE J. Solid-State Circuits*, vol. 40, no. 10, pp. 1997–2007, Oct. 2005.
- [7] C. Grewing, K. Winterberg, S. van Waasen, M. Friedrich, G. L. Puma, A. Wiesbauer, and C. Sandner, "Fully integrated distributed power amplifier in CMOS technology, optimized for UWB transmitters," in *IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2004, pp. 87–90.
- [8] C. Lu, A.-V. Pham, and M. Shaw, "A CMOS power amplifier for full-band UWB transmitters," in *IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2006, pp. 4–7.
- [9] S. Jose, H.-J. Lee, and D. Ha, "A low-power CMOS power amplifier for ultra wideband (UWB) applications," in *IEEE Int. Circuits Syst. Symp.*, May 2005, vol. 5, pp. 5111–5114.
- [10] P. Heydari, "Design and analysis of a performance-optimized CMOS UWB distributed LNA," *IEEE J. Solid-State Circuits*, vol. 42, no. 9, pp. 1892–1905, Sep. 2007.
- [11] K. Jonghae, J.-O. Plouchart, N. Zamdmer, R. Trzcenski, R. Groves, M. Sherony, Y. Tan, M. Talbi, J. Safran, and L. Wagner, "A 12 dBm 320 GHz GBW distributed amplifier in a 0.12  $\mu\text{m}$  SOI CMOS," in *IEEE Int. Solid-State Circuits Conf. Tech. Dig.*, Feb. 2004, vol. 1, pp. 478–540.
- [12] C. Lu, A.-V. Pham, M. Shaw, and C. Saint, "Linearization of CMOS broadband power amplifiers through combined multigated transistors and capacitance compensation," *IEEE Trans. Microw. Theory Tech.*, vol. 55, no. 11, pp. 2320–2328, Nov. 2007.
- [13] J. Roderick and H. Hashemi, "A 0.13  $\mu\text{m}$  CMOS power amplifier with ultra-wide instantaneous bandwidth for imaging applications," in *IEEE Int. Solid-State Circuits Conf. Tech. Dig.*, Feb. 2009, vol. 1, pp. 374–376.
- [14] X. Guan and C. Nguyen, "Low-power-consumption and high-gain CMOS distributed amplifiers using cascade of inductively coupled common-source gain cells for UWB systems," *IEEE Trans. Microw. Theory Tech.*, vol. 54, no. 8, pp. 3278–3283, Aug. 2006.
- [15] T. Wong, *Fundamentals of Distributed Amplification*, 1st ed. Norwood, MA: Artech House, 1993.
- [16] B. Sewiolo and R. Weigel, "A novel 2–12 GHz 14 dBm high efficiency power distributed amplifier for ultra-wideband-applications using a low-cost SiGe BiCMOS technology," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2008, pp. 1123–1126.
- [17] S. C. Cripps, *RF Power Amplifiers for Wireless Communications*. Norwood, MA: Artech House, 1999.
- [18] Y. Ayasli, S. W. Miller, R. Mozzi, and L. K. Hanes, "Capacitively coupled traveling-wave power amplifier," *IEEE Trans. Electron Devices*, vol. 31, no. 12, pp. 1937–1942, Dec. 1984.
- [19] Y. Ayasli, R. L. Mozzi, J. L. Vorhaus, L. D. Reynolds, and R. A. Pucel, "A monolithic GaAs 1–13-GHz traveling-wave amplifier," *IEEE Trans. Electron Devices*, vol. ED-29, no. 7, pp. 1072–1077, Jul. 1982.
- [20] A. Martin, T. Reveyrand, M. Campovecchio, R. Aubry, S. Piotrowicz, D. Floriot, and R. Quere, "Balanced AlGaIn/GaN HEMT cascode cells: Design method for wideband distributed amplifiers," *IEEE Microw. Wireless Compon. Lett.*, vol. 44, no. 1, pp. 116–117, Jan. 2008.
- [21] B. Sewiolo and R. Weigel, "A 2–12 GHz power distributed amplifier for broadband localization- and sensor systems based on PN-sequences," in *IEEE Int. Ultra-Wideband Conf.*, Sep. 2008, vol. 3, pp. 77–80.



in SiGe BiCMOS.



**Benjamin Sewiolo** (S'07) was born in Fuerth, Germany, in 1979. He received the Dipl.-Eng. degree in electrical engineering from the University of Erlangen-Nuremberg, Nuremberg, Germany, in 2006, and is currently working toward the Ph.D. degree at the University of Erlangen-Nuremberg.

In 2006, he joined the Institute for Electronics Engineering, University of Erlangen-Nuremberg. His research interests concern the field of microwave engineering with a focus on highly efficient broadband power amplifiers for radar and sensing applications

**Georg Fischer** (M'01–SM'08) was born in Wachtendonk, Germany, in 1965. He received the Diploma degree in electrical engineering (with a focus on communications and microwave) from the University of Aachen RWTH, Aachen, Germany in 1992, and the Dr.-Ing. degree in electrical engineering from the University of Paderborn, Paderborn, Germany, in 1997.

From 1993 to 1996, he was a Research Assistant with the University of Paderborn, Paderborn, Germany, where he was involved with adaptive antenna

array systems for mobile satellite communications. From 1996 to 2008, he performed research with Bell Laboratories, Lucent (later Alcatel-Lucent), where he focused on the RF and digital architecture of mobile communication basestations for global system for mobile communications (GSM)/Universal Mobile Telecommunications System (UMTS) and features for network coverage and capacity enhancements. In 2000, he became a Bell Laboratories Distinguished Member of Technical Staff (DMTS), and a Bell Laboratories Consulting Member of Technical Staff (CMTS) in 2001. He also acted as a Chairman with the European Telecommunications Standards Institute (ETSI) during the physical layer standardization of the GSM-EDGE system. From 2001 to 2007, he was a Part-Time Lecturer with the University of Erlangen-Nuremberg, Nuremberg, Germany, during which time he lectured on basestation technology. Since April 2008, he has been a regular Professor of electronics engineering with University of Erlangen-Nuremberg. He holds over 50 patents concerning microwave and communications technology. His research interests are in transceiver design, analog/digital partitioning, converters, enhanced amplifier architectures, duplex filters, metamaterial structures, GaN transistor technology and circuit design, and RF microelectromechanical systems (MEMS) with specific emphasis on frequency agile, tunable, and reconfigurable RF systems for software-define radio (SDR) applications. His additional new research interests concentrate on medical electronics like using microwaves for detection of vital parameters.

Dr. Fischer is a senior member of the IEEE Microwave Theory and Techniques (MTT)/Antennas and Propagation (AP)/Computer Society (COMSOC)/Vehicular Technology Society (VTC). He is a member of VDE-ITG and the European Microwave Association (EUMA). He was the 2007 co-chair of the European Conference on Wireless Technology (ECWT) of the European Microwave Week Conference (EUMW 2007).



**Robert Weigel** (S'88–M'89–SM'95–F'02) was born in Ebermannstadt, Germany, in 1956. He received the Dr.-Ing. and Dr.-Ing.habil. degrees in electrical engineering and computer science from the Munich University of Technology, Munich, Germany, in 1989 and 1992, respectively.

From 1982 to 1988, he was a Research Engineer, from 1988 to 1994, a Senior Research Engineer, and from 1994 to 1996, a Professor of RF circuits and systems with the Munich University of Technology.

In Winter 1994–1995, he was a Guest Professor of surface acoustic wave (SAW) technology with the Vienna University of Technology, Vienna, Austria. From 1996 to 2002, he was Director of the Institute for Communications and Information Engineering, University of Linz, Linz, Austria. In August 1999, he co-founded Danube Integrated Circuit Engineering (DICE), Linz, Austria, an Infineon Technologies Design Center that is devoted to the design of mobile radio circuits and systems. In 2000, he became a Professor of RF engineering with Tongji University, Shanghai, China. Also in 2000, he co-founded the Linz Center of Competence in Mechatronics. Since 2002, he has been Head of the Institute for Electronics Engineering, University of Erlangen-Nuremberg, Nuremberg, Germany.

He has authored or coauthored over 650 papers and given about 300 international presentations. He has served on various Editorial Boards. He has been engaged in research and development on microwave theory and techniques, integrated optics, high-temperature superconductivity, surface acoustic wave (SAW) technology, digital and microwave communication systems, and automotive electromagnetic compatibility (EMC). His review work includes international projects and journals.

Dr. Weigel is a member of the Institute for Components and Systems of The Electromagnetics Academy, and a member of the German ITG and the Austrian ÖVE. He has been editor of the *Proceedings of the European Microwave Association* (EuMA). He has been a member of numerous conference Steering Committees. He currently serves on several company and organization Advisory Boards. He is an elected scientific advisor of the German research foundation DFG. Within the IEEE Microwave Theory and Techniques Society (IEEE MTT-S), he has been chair of the Austrian Communications (COM)/Microwave Theory and Techniques (MTT) Joint Chapter, Region 8 Coordinator and, during 2001 to 2003 Distinguished Microwave Lecturer. He is an Administrative Committee (AdCom) member and vice-chair of MTT-2 Microwave Acoustics. He was the recipient of the 2002 German ITG Award, and the 2007 IEEE Microwave Applications Award.