

A Highly Linear and Efficient CMOS RF Power Amplifier With a 2-D Circuit Synthesis Technique

Miaofu Ding, Kevin G. Gard, *Member, IEEE*, and Michael B. Steer, *Fellow, IEEE*

Abstract—A 2-D circuit synthesis technique (2DCST) is introduced that simultaneously linearizes the AM–AM and AM–PM distortions of CMOS RF power amplifiers (PAs). A class-AB nMOS RF PA fabricated in a 0.18- μm CMOS process is reported. With a WCDMA signal, the amplifier achieved 41.6% power-added efficiency (PAE) with -33 dBc single-adjacent channel power ratio (ACPR1) and 38.5% PAE with -40 dBc ACPR1 at output powers of 24.9 and 24.0 dBm, respectively. This state-of-the-art linearity and efficiency performance is comparable to that of GaAs HBT linear RF PAs. The 2DCST is applicable to a broad range of analog circuits and other semiconductor technologies.

Index Terms—Circuit synthesis, CMOS, linearization, power amplifier (PA), RF.

I. INTRODUCTION

THE performance of an RF power amplifier (PA) is largely characterized by its power efficiency and linearity. While maximizing performance, a market-competitive RF PA must also minimize design complexity and cost. This is particularly true for portable products. Therefore, circuit-level treatments for linearizing RF PAs are preferred in cost-sensitive markets, as opposed to system-level treatments (e.g., using digital pre-distortion).

CMOS foundry cost per square millimeter is less than 50% that of a III–V counterpart [1]. CMOS technologies are also better suited to system integration. However, CMOS amplifiers are inherently less linear than GaAs amplifiers and consequently require linearization technologies. Previous circuit-level linearization techniques typically involve “standalone” [2], [3] or “one-to-one” distortion-cancellation-like approaches [4]–[11]. In such techniques, transistor nonlinearity is explicitly identified and a complementary cancellation scheme is devised to neutralize overall distortion. While these techniques are generally simple to implement, the enhancement achievable is restricted by the nonlinear characteristics of the transistor.

Most circuit linearization techniques use a compensating circuit with a nonlinearity inverse to that of the target circuit block. This paper presents a linearization circuit synthesis technique for distortion compensation that does not require an inverse circuit for amplitude correction. Furthermore, the distortion com-

pensation with this circuit synthesis technique can be achieved over a wide dynamic range restricted only by the device breakdown voltage.

Although circuit synthesis techniques exist for low-frequency analog circuits [12]–[14], little has been developed for RF PAs and other large signal RF circuits. For RF circuits, multitanh [15], [16] and derivative superposition [17], among others, can be regarded as 1-D synthesis techniques since either AM–AM or AM–PM distortion is addressed, but not both. Also, their application to PAs is limited due to the use of power intensive differential configurations and/or unsatisfactory linearity performance [18]–[21], despite their successes in analog circuit linearization and with some RF circuits [22]–[24].

Previously the authors presented a synthesis technique for linearizing a class-A tanh cascode cell (TCC) amplifier [25]. This technique was 1-D in the sense that only the in-phase (resistive) characteristic was corrected using a current–voltage transfer characteristic block. In this paper, a 2-D circuit synthesis technique (2DCST) simultaneously addressing both AM–AM and AM–PM distortions is presented. The technique employs flexible current–voltage transfer characteristic blocks and tunable capacitor–voltage characteristic (CVC) blocks. The 2DCST technique can be used with a single-ended topology and therefore is well suited to power-efficient applications, especially RF PAs.

Section II describes the conventional approaches to RF PA linearization. Section III introduces the TCC amplifier as a CMOS circuit implementation for CMOS class-AB amplifier linearization. The performance of the TCC amplifier at low and high frequencies is discussed in Section IV and the complete 2DCST amplifier architecture is introduced. Section V discusses the 2DCST amplifier design procedure for a particular amplifier.

In Section VI, a CMOS WCDMA RF PA, synthesized using 2DCST, is reported with a power-added efficiency (PAE) of 41.6% and single-adjacent channel power ratio (ACPR1) of -33 dBc . With backoff, a PAE of 38.5% is reported with an ACPR1 of -40 dBc . This amplifier was implemented in the IBM 0.18- μm 7WL SiGe process (with only CMOS devices used) and is compatible with integrated CMOS circuits combining RF and analog and digital circuits. The performance is state-of-the-art for a CMOS RF PA and rivals that of GaAs RF PAs.

II. CONVENTIONAL APPROACHES

Fig. 1 depicts a conventional circuit-level compensation of RF PA distortion. Fig. 1(a) shows the basic circuit and response of a single-ended RF amplifier. In the classic linearization pro-

Manuscript received February 28, 2012; revised June 03, 2012; accepted June 08, 2012. Date of publication July 25, 2012; date of current version August 28, 2012.

The authors are with the Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC 27695-7911 USA (e-mail: mfding@ncsu.edu; kggard@ncsu.edu; mbs@ncsu.edu).

Digital Object Identifier 10.1109/TMTT.2012.2206824




Fig. 1. Conventional linearization technique relying on the nonlinearities of another device. (a) RF PA. (b) Nonlinear device with inverse response. (c) Combined response.

cedure, the strategy is to find a complementary characteristic [see Fig. 1(b)] from available devices to cancel the distortion of the amplifier. The nonlinear device in Fig. 1(b) is put in cascade either before or after the main circuit to obtain the linearized combined response shown in Fig. 1(c). Nonlinear circuits realizing corrections for resistive [4]–[8], [10], [11], [17]–[19] and capacitive nonlinearities [9], or both [21], have been identified. However, typically only the dominant nonlinearity is targeted and a single complementary device is used for distortion cancellation. Although simple and cost effective, these approaches rely on the degree of matching of complementary characteristics, and thus, the linearization achievable ultimately depends on the nonlinear characteristics of the transistor technology. For this reason, linearity improvements with these approaches are usually limited to 10 dB and dynamic range is still dictated by transistor nonlinearities.

III. CLASS-AB TCC PA

The synthesis approach introduced in this paper for addressing PA distortion employs circuit-level synthesis where the current–voltage transfer characteristic of a single-ended amplifier is manipulated and a complementary device is not required. The basic requirement is that the amplifier’s transfer characteristic is capable of arbitrary manipulation. This concept is illustrated in Fig. 2. To realize our approach for a typical RF PA, a single-ended amplifier with flexible current–voltage transfer characteristics is needed. In [25], the authors introduced the TCC amplifier with the required single-ended flexible characteristics. In this section, the CMOS circuit implementation of the TCC amplifier is used to realize a highly linear class-AB amplifier.




Fig. 2. Conceptual amplifier with flexible current–voltage transfer characteristics to combat amplifier nonlinearities. (a) Schematic with matching networks (MNs). (b) Flexible current–voltage transfer characteristics.




Fig. 3. TCC amplifier as an arbitrary transfer characteristic amplifier [25]. (a) Single cell. (b) Cells in cascade.

A. TCC Amplifier

Fig. 3 shows the simplified schematic of the TCC amplifier with a single cell [see Fig. 3(a)] having tanh-like current–voltage characteristics resulting from establishing reduced headroom at node *X*. The TCC amplifier [see Fig. 3(b)] parallels *N* cells. From Fig. 3(b), it is seen that the total output current *I*_{OUT} is the linear sum of the cell currents, each of which, as will be shown, can be scaled and shifted. For identical TCCs, with each having a tanh-like function *f*(*V*_{IN}), it can be shown [26] that this summation can be approximately replaced by an integral equivalent to the convolution of *f*(*V*_{IN}) and the product of a scaling function *A*(*V*_{IN}) and a shifting function *B*(*V*_{IN})

$$I_{OUT}(V_{IN}) \propto \int A(\mu)B(\mu)f(V_{IN} - \mu)d\mu. \quad (1)$$

Thus, the required linear overall characteristic, *I*_{OUT}(*V*_{IN}), can be synthesized by appropriate scaling and/or shifting of the current–voltage transfer characteristics of individual cells. That is, high linearity can be achieved by deriving and then synthesizing the *A*(*V*_{IN}) and *B*(*V*_{IN}) functions. In [25], this capability was demonstrated with a discrete prototype.

Scaling can be accomplished either by device sizing or biasing (*V*_{G2}), and shifting can be attained through threshold




Fig. 4. Simulated dynamic current-voltage transfer characteristics of the TCC amplifier, I_{DS} , and of its cells, I_{DSx} .

voltage manipulation, gate biasing, or other means. Although some of these parameters can only be manipulated by device and process engineers, many can be addressed by the circuit designer.

In [25], the high linearity of the synthesized TCC amplifier configured in class-A mode was demonstrated. In this paper, the focus is on the linearity and efficiency of the TCC amplifier configured as a narrowband class-AB PA. It will be shown that in the class-AB mode, the TCC is capable of highly linear and efficient operation.

B. AM-AM Distortion Correction

The overall low-frequency dynamic transfer characteristic of a synthesized TCC amplifier with $N = 12$ identical TCCs tuned for linear transconductance is shown in Fig. 4, together with the responses of individual cells. Each cell is shifted relative to its preceeding cell by changing the gate bias ($V_{G1,x}$) with $V_{G1,1}$ (for cell 1) being the highest bias and $V_{G1,12}$ being the lowest.

To understand the design concept, consider a small input stimulus (i.e., lower power range). Distortion can then be modeled [27] using a Taylor-series expansion of the current-voltage transfer characteristic of the synthesized TCC amplifier

$$I_{DS} = g_{m1}V_{IN} + g_{m2}V_{IN}^2 + g_{m3}V_{IN}^3 + \dots \quad (2)$$

For a narrowband PA, the primary source of distortion is the third term in (2). Thus, for minimum distortion at low power, the TCC amplifier should have $g_{m3} \approx 0$. The g_{m3} of the CMOS TCC amplifier here is shown in Fig. 5. It is seen that g_{m3} is approximately zero for a broad range of bias voltages. High efficiency, as well as reasonable gain, is obtained for the class-AB point (at $V_{IN} \approx 0.65$ V) indicated in Fig. 5. Here, g_{m3} is suitably small, the slope of the current-voltage transfer characteristic is nonzero, and the bias current is small. That is, for very small input signals, there is negligible third-order intermodulation distortion (IMD3). For a larger input signal, it is necessary to examine the IMD3 level using a two-tone test signal. The IMD3 level of individual cells is shown in Fig. 6 as a function of the peak instantaneous amplitude of the two-tone test signal, i.e., $V_{IN-2tone}$. In Fig. 6, the IMD3 level is normalized to the amplitude of one of the third-order tones relative to $V_{IN-2tone}$.




Fig. 5. Simulated small-signal transconductance, g_{m3} , of the TCC amplifier considered in Fig. 4.




Fig. 6. Simulated and normalized IMD3 of individual TCCs (Fig. 4) biased in class-AB, as shown in Fig. 5.

Inspection of Fig. 6 reveals several features. First, the IMD3 of cell 1, the cell with the highest gate bias, is zero at small power levels. Second, this IMD3 becomes increasingly negative and then gradually reduces in magnitude at higher power levels. Third, the IMD3s of other cells are also zero at low power levels and become increasingly positive before eventually decreasing. Since the amplifier's (overall) IMD3 characteristic is the summation of the individual IMD3s of the cells, the sign differences of the IMD3 curves provides an opportunity to obtain zero amplifier IMD3. This can be achieved by shifting and/or scaling of the TCCs (and hence, their IMD3 curves) to eliminate third-order distortion over the entire dynamic range. It is also possible to compensate for AM-AM distortion external to the amplifier. Such distortion can be represented as an additional IMD3 curve in Fig. 6 and it is a simple matter to compensate for it.

IV. MANAGING IN-PHASE AND QUADRATURE DISTORTION

A. Issues at RFs

In an RF PA, linear and nonlinear reactive effects introduce AM-PM distortion [9], [21]. This can be seen in the simulated IMD3 response of the TCC amplifier of Section III presented in polar form in Fig. 7 (again using voltage/voltage normalization). Here, the in-phase (I) and quadrature (Q) components at low (13.56 MHz) and high (900 MHz) frequencies are presented. It




Fig. 7. Polar plot of the simulated and normalized IMD3 of the amplifier at 13.56 and 900 MHz. Output power ranges from -6 to 24 dBm.




Fig. 8. Architecture of the highly linear and efficient TCC CMOS RF PA with the NCN network.

is seen that the quadrature component of IMD3 is significant at the higher frequency. This is because the IMD3 characteristics of the TCC amplifier can only be optimized for minimum low-frequency (i.e., in-phase) distortion via shifting of the TCCs. Thus, while the in-phase distortion performance is excellent at low frequencies, the quadrature IMD3 at RF is not acceptable (see Fig. 7).

B. Proposed Architecture

To simultaneously minimize in-phase and quadrature distortion, and hence minimize the corresponding AM–AM and AM–PM distortion, it is necessary to introduce a flexible nonlinear capacitor network (NCN). The NCN completes the architecture of the linear CMOS RF PA (see Fig. 8). The NCN block location and topology relative to the cells of the TCC could be shunt, series, pre- or post-cascade, etc. In this paper, a pre-shunt topology is adopted.

The NCN is synthesized using a concept similar to that used with the TCC amplifier. That is, the CVC of the NCN can compensate the quadrature IMD3 component. Together the TCC and NCN concepts enable circuit synthesis to facilitate a 2-D compensation of RF PA distortion.

C. NCN

The NCN uses a multiplicity of parallel nonlinear capacitor (varactor) cells synthesized using scaling and shifting. Fig. 9




Fig. 9. Simplified schematic of a shunt NCN with nMOS gate varactors.




Fig. 10. Measured CVCs of a ten-cell NCN.

illustrates this concept using K parallel varactors, each realized as a gate to drain/source nMOS varactor (C_{g-sd} varactor).

The NCN here was fabricated using $0.4\text{-}\mu\text{m}$ nMOS C_{g-sd} varactors. Fig. 10 shows measured CVCs of the NCN with different shifting, but equal scaling of the cells. Also shown for comparison is the measured CVC of a conventional nMOS C_{g-sd} varactor. As can be seen, a flexible CVC can be obtained.

V. DESIGN OF THE COMPLETE RF PA

A. Tradeoffs With Number of TCCs

In the design of a TCC amplifier, one of the important decisions to be made is the number of TCCs, N . Large N translates to higher resolution since it enables IMD5 and IMD7 to be minimized, as well as achieving low IMD3. Thus, larger N results in better linearity, but diminishing returns are obtained for very large N .

A larger N also results in higher dynamic range (the maximum input swing before clipping of the current–voltage transfer characteristic). To understand this, consider Fig. 11, which shows the current–voltage transfer characteristic of a TCC amplifier with cells having identical tanh current–voltage transfer characteristics with each cell biased to have equal relative shift, V_S . Inspection of Fig. 11 reveals that the dynamic range is

$$V_{\text{DR}} = (N - 1)V_S. \quad (3)$$

Therefore, a large dynamic range is obtained with a large number of cells and is ultimately limited by gate–oxide breakdown.




Fig. 11. Current-voltage transfer characteristic of an N -cell TCC amplifier with identical tanh current-voltage transfer characteristics.

As will be shown, N is also related to gain and average efficiency.¹ Consider the linear summation of cell currents and the corresponding transconductances for the ideal TCC amplifier of Fig. 4. The quiescent current of the amplifier, I_Q , is determined only by the first cell and it is approximately a quarter of the cell's saturation current, I_{sat} , at the class-AB bias point

$$I_Q \approx \frac{1}{4} I_{sat}. \quad (4)$$

Also, the peak small-signal transconductance of the TCC amplifier is

$$g_{mTCC,peak} \approx g_{mcell,peak} \quad (5)$$

where $g_{mcell,peak}$ is the maximum g_m of a cell. The overall transconductance of the TCC amplifier at the class-AB point (where g_{m3} of the overall TCC is zero) is half of its maximum value, and thus approximately equal to half of the peak g_m of a cell

$$g_{mTCC,Class\ AB} = \frac{1}{2} g_{mTCC,peak} \approx \frac{1}{2} g_{mcell,peak}. \quad (6)$$

Thus, the gain of the TCC amplifier in the class-AB mode is about 6 dB lower than that of the same TCC amplifier biased in the class-A mode (where overall $g_{mTCC} = g_{mTCC,PEAK}$). Now, the peak current, I_{PEAK} , of the N -cell TCC amplifier from Fig. 11 is

$$I_{PEAK} = N I_{sat}. \quad (7)$$

Substituting (7) into (4) yields the quiescent current

$$I_Q = \frac{I_{PEAK}}{(4N)}. \quad (8)$$

Since I_{PEAK} is set by the targeted output power then, from (8), a larger number of TCCs results in a smaller I_Q for greater average efficiency due to increased efficiency at low power levels. On the other hand, from inspection of Fig. 12(b), I_{PEAK} is given by

$$I_{PEAK} = \int g_m dV_{IN} \approx g_{mTCC,Peak} V_{DR}. \quad (9)$$

¹Average efficiency is defined as the statistical long-term mean efficiency of the PA [28].

where V_{DR} is the amplitude of the maximum distortion-free RF input voltage. Assuming V_S to be fixed,² and substituting (3) and (6) in (9) yields the average transconductance

$$g_{mTCC,CLASSAB} = \frac{I_{PEAK}}{2(N-1)V_S}. \quad (10)$$

This suggests that for a fixed peak output power, increasing the number of cells reduces the small-signal gain³ of the PA. This implies a fundamental tradeoff between the gain and average efficiency of the amplifier through the number of TCCs. The complete set of tradeoffs are summarized in Table I. It can be concluded that if the gain of a TCC is inherently high, then PA performances can be improved by increasing the number of cells.

The tradeoffs implies that a suitable design procedure is to optimize the small-signal gain of a cell, and then obtain better average efficiency and linearity by using a large number of TCCs. In practice, the maximum number of TCCs is restricted by gate-oxide breakdown and for the prototype, the number of bias pins available. Here, $N = 12$ TCCs are used as the result of compromise of performance, pin count, and providing a safe oxide breakdown margin.

B. TCC Device Sizing, Shifting, and Scaling

In the design reported in this paper, the TCCs are identical although biased individually. Short channel transistors ($0.18 \mu\text{m}$) are used for the common source device [M1 in Fig. 3(a)] to obtain maximum small-signal gain. This choice also reduces the input capacitance, requiring a smaller NCN that translates to lower power loss in the NCN.

A long-channel thick-oxide transistor is used for M2 to increase the breakdown voltage and reduce hot carrier effects. The absolute and relative sizing of M1 and M2 takes into consideration the peak cell current capacity, available headroom, and capacitance at node X and at the output. For example, increasing the relative size of M2 to M1 increases the peak cell current, but also increases the overloading of M1 and adds output capacitance.

For the design reported in this paper, shifting is implemented using voltage biasing of $V_{G1,x}$ (although threshold voltage manipulation, etc., could have been used). Scaling is implemented through absolute/relative device sizing and V_{G2} (biasing of M2).

C. NCN Varactors and Number of NCN Cells

A critical factor that must be considered in the design of the NCN is the shape of the varactor response needed to enable the desired CVC shape to be synthesized. This requirement, however, is somewhat relaxed since a significant amount of flexibility is available from scaling and/or shifting individual cells. For the targeted process, a $Cg\text{-sd}$ nMOS varactor is used and the Q increases as device scaling reduces [29]. Therefore, a short-channel nMOS device is preferred. However, the short-channel device may limit the dynamic range of the amplifier due to the limited breakdown voltage of gate oxide. Here a $0.4\text{-}\mu\text{m}$ -thick oxide device is necessary to support the required dynamic range

² V_S is largely determined by the need for flexibility in synthesis.

³The gain reduction can be recovered by reducing the shifting voltage V_S , but minimum V_S is restricted by the flexibility needed to synthesize the desired IV characteristic.




Fig. 12. Linear summation of the tanh current-voltage TCC current and transconductances.

for an RF PA design with 12 TCCs (targeted for 24-dBm output power). Previously, the CVC of the NCN with several shifting conditions was presented in Fig. 10, and the small-signal Q 's of these are shown in Fig. 13 and are seen to be acceptable.

To be effective, the capacitive nonlinearities of the NCN must be sufficient to compensate the AM-PM distortion. Therefore, the total (nonlinear and linear) NCN capacitance must be sufficiently large. However, an excessively large NCN reduces the

TABLE I
TRADEOFF BETWEEN NUMBER OF CELLS, N , AND AMPLIFIER METRICS

	Larger N	Smaller N
Linearity	Improves but diminishing returns	Degrades with very small N
Average eff.	Improves	Degrades
Gain	Degrades	Improves
Dynamic range	Improves	Degrades




Fig. 13. Measured Q of the NCN CVCs in Fig. 10.




Fig. 14. Drain-to-gate-voltage waveform of the first common source device ($M_{2,1}$ in Fig. 15).

Q factor at the gate input and thus limits the small-signal gain. Experience indicates that for the NCN to be effective, the total NCN capacitance must be comparable to the input capacitance of the TCC.

Similar to that of the TCC, the number of NCN cells required is directly related to the linearity (resolution) and dynamic range that can be achieved. Design of the NCN is thus a task of balancing the oxide breakdown budget, dynamic range, and, for the prototype, pin-count restrictions.

D. Cascode Advantages and V_{DD} Voltage

The cascode of the TCC differs from other cascoding circuits in that it has a current limit for its current-voltage transfer characteristic (to exhibit a tanh-like current-voltage transfer characteristic), but it has many benefits in common. These include reduction of the Miller effect and thus improvement of bandwidth [30], increase of output to input isolation [31], and hence, increased stability, and increased output impedance. In addition, the absolute and relative device sizing (of M_1 and M_2) required in synthesis will not compromise dynamic range. The




Fig. 15. Simplified schematics of the complete CMOS RF PA and external matching networks (M.N.).

small peak efficiency penalty, if any, can be offset by the improvement of linearity [25].

To ensure reliability, the drain-to-gate (oxide) voltages of the CMOS device should not exceed the recommended dc V_{DD} . For analog and digital circuits, this can usually be met without issues. However, for inductively loaded RF PAs, drain voltages can exceed the dc supply. Reports have indicated that an RF PA with peak RF stress equal to or exceeding the dc ratings by 36% [9], [20], [32]–[35] or even 100% [36], [37] can operate without noticeable performance degradation. For RF PAs with cascode configurations [20], [34]–[36], the peak RF stress is typically 1.5–2.0 times the dc rating. The argument made for such high peak RF stress tolerance derives from the low-duty cycle and nonconstant envelope of modern RF signals. Furthermore, it has been argued [36] that hot carrier stress is also less severe in low current density conditions. Here, the cells conduct for, at most, half of the cycle as the amplifier is biased in class-AB mode.

The above arguments lead to the design decision of 3.6 V for V_{DD} while the nominal dc rating is 3.3 V. Each cascode common gate amplifier device is a thick oxide MOSFET to handle the large output voltage swings. Fig. 14 shows the simulated voltage waveforms across the drain and gate of the common gate device of the first cell (which is the one under most stress) for a two-tone signal with 24.1-dBm output. The peak RF stress across the gate to drain of the common gate amplifier with $V_{DD} = 3.6$ V is 5.09 V (1.54 times the recommend maximum dc supply voltage). This factor is similar to or lower than that of many recently reported CMOS RF PAs [9], [20], [32]–[37].

E. Bias Searching Algorithms

Synthesis of the amplifier here requires searching for the optimum bias voltages. The complexity of the bias assignment problem is reduced by noting that the TCC is primarily responsible for the in-phase distortion component while the quadrature

distortion component mainly responds to changes of the NCN. Further simplification is achieved by using IMD3 as the sole measure of distortion. Thus, the optimization goal is independently minimizing in-phase and quadrature IMD3 components. This results in the following interactive biasing algorithm.

- 1) Initially set equal cell shifting for the TCC (biased at the class-AB point) and NCN.
- 2) Simulate the complete amplifier and record the IMD3 components at each cell. Then apply the Gauss–Newton algorithm to find the optimum bias for minimum in-phase part of IMD3.
- 3) Similarly, simulate and record the quadrature IMD3 component and use the Newton–Gauss algorithm to search for optimized NCN biasing to minimize the quadrature components.
- 4) Repeat 2) and 3) until satisfactory performance is obtained.

The accuracy of the biasing algorithm relies on the accuracy of the circuit modeling. Therefore, to account for the limitations of circuit modeling, manual tuning may be necessary to refine the results from the bias search algorithms to achieve optimized performance at the experimental stage.

VI. RESULTS

A. Implementation

Fig. 15 is the simplified schematic of the complete amplifier combining the NCN and TCC amplifier and with input and output matching networks (M.N.). There are 24 biasing controls used to tune in-phase and quadrature characteristics to satisfy experimental verification (to compensate for circuit deviations from simulation and further optimize performance beyond that obtained from the optimization algorithm) and performance (linearity and average efficiency) needs. In the work described here, the bias controls are applied from off-chip, but in the final design will be provided on-chip using on-chip self-calibrating and self-healing control circuit. This technique accommodates




Fig. 16. Die micrograph of the amplifier.




Fig. 17. Evaluation board of the complete TCC NCN RF PA.

for aging effects, and process, voltage, and temperature (PVT) variations.

The active core of the class-AB CMOS RF PA (Fig. 15) was fabricated in the IBM 0.18- μm 7WL process. The amplifier was designed for an output power of 24 dBm in the 880–915-MHz band [38] with a supply voltage of 3.6 V. The die, Fig. 16, also includes electrostatic discharge (ESD) devices at the RF input and output pads, independent TCC and NCN circuits, and a conventional CMOS RF PA. $M_{1,i}$ transistors are identical short channel devices ($W = 570 \mu\text{m}$; $L = 0.18 \mu\text{m}$). $M_{2,i}$ are identical thick oxide devices in the process ($W = 1400 \mu\text{m}$; $L = 0.4 \mu\text{m}$). M_i for the NCN network are also identical thick oxide devices in the process ($W = 370 \mu\text{m}$; $L = 0.4 \mu\text{m}$). The resistors and capacitors values are $R_{Bi} = R_{B1,i} = R_{B2,i} = 17.5 \text{ k}\Omega$; $C_{Bi} = 3 \text{ pF}$; $C_C = 5.8 \text{ pF}$; $C_{B2,i} = 11 \text{ pF}$. The conventional CMOS PA is a common source thick-oxide nMOS devices with a length and width of 0.4 and 5548 μm , respectively. To achieve optimum linearity and efficiency results from




Fig. 18. Measured gain, PAE, ACPR1, and ACPR2 of the TCC/NCN amplifier in a standard WCDMA test configuration.




Fig. 19. Measured peak output power and PAE at specified linearity plotted against frequency in a standard WCDMA test configuration.

this conventional RF PA, it is biased at its sweet spot ($V_{GS} = 0.75 \text{ V}$).

Critical on-chip EM structures and bond-wires were simulated using Ansoft's HFSS simulator and results used in post-layout simulations. Chip-to-package inductance was minimized using 26 uniformly distributed pads for RF grounding. The effective chip-to-package ground inductance of the bond-wires was simulated to be 0.15 nH. Fig. 17 shows a photograph of the evaluation board.

The off-chip input and output matching networks are both inductor–capacitor–inductor (LCL) π -network with dc blocking capacitors. The implementation of these networks is for convenience of implementation and tuning for this work. Notice that harmonic terminations are not considered in this work. Following the input matching network is an on-chip high- Q inductor that resonates out the linear input capacitances of the NCN and TCC amplifier.

B. Gain, PAE, ACPR for WCDMA

The performance obtained using a standard WCDMA test at 960 MHz is presented in Fig. 18. A gain of 9.4 dB and PAE of 41.6% at an output power of 24.9 dBm was measured while meeting the 3GPP adjacent channel power ratio (ACPR) specifications of -33-dBc ACPR1 and -43-dBc double-adjacent




Fig. 20. Measured ACPR1 of the TCC amplifier with and without the NCN network.




Fig. 21. Measured IMD3 distortion of the TCC amplifier with and without NCN.

channel power ratio (ACPR2). To our knowledge, this is the highest efficiency ever reported for a WCDMA CMOS RF PA. By comparison, the typical benchmark for a commercial GaAs HBT WCDMA PA is a PAE of 40% at an ACPR1 of -40 dBc. From Fig. 18, it is seen that the amplifier achieves a comparable PAE of 38.5% with an ACPR1 of -40 dBc at an output power of 24.0 dBm. Measured peak PAE and output power for a WCDMA signal are shown in Fig. 19. Measurements include bond-wire, package, PCB, and matching network losses up to the SMA connectors.

C. Effectiveness of the NCN

The effectiveness of the NCN for 2-D linearization is seen by comparing the ACPR performance with and without the NCN (see Fig. 20). The ACPR without NCN correction was obtained by biasing the NCN cells to a high value so that the NCN is virtually a linear capacitor. This experimental trick is valid since the gain and PAE are virtually unchanged, and, to the first order, the third-order distortions are insensitive to the linear portion of the NCN capacitor.⁴ As seen in Fig. 20, the NCN improves the ACPR1 by 5–8 dB in the mid and higher power ranges. The measured IMD3 with and without the NCN is compared in Fig. 21, from which a similar difference is observed. Fig. 22

⁴In fact, the linear portion of the total input gate capacitor (NCN and TCC) is resonated out by the gate inductor.




Fig. 22. Measured polar IMD3 of the TCC amplifier with and without NCN for output power ranging from -9.8 to 24.7 dBm.




Fig. 23. Comparison of the PAE and ACPR of the new TCC/NCN CMOS PS and a conventional class-AB CMOS RF PA against normalized output power.

is a 2-D representation of the impact of the measured IMD3 with and without the NCN. The effectiveness of the NCN in linearizing the quadrature part of the IMD3 can be clearly observed for mid and higher power levels. Note that the phase of IMD3 is relative to the carrier and detailed measurement setup and procedures can be found in [27] and [39].

D. Comparison to Conventional Cascode CMOS RF PAs

The advantages of the PA presented here can be appreciated by comparing the linearity and efficiency to that of a conventional common source CMOS RF PA (designed for comparable peak linear output power) on the same die. The conventional CMOS RF PA is biased at its sweet spot [2] (i.e., $g_{m3} = 0$) where in-phase distortion is not significant at low and mid power levels. The measured PAE and ACPR performance of the two PAs are plotted against normalized output power in Fig. 23. Power is normalized to that at -33 -dBc ACPR1 so that for a normalized output power of 0 dB, both PAs have an ACPR1 of -33 dBc. The normalized output power of 0 dB corresponds to 23 and 24.9 dBm for the conventional CMOS and TCC/NCN PAs, respectively. That is, compared to a conventional class-AB CMOS PA and for the same distortion level, the new TCC/NCN PA requires approximately 1.9-dB less back-off from the 1-dB

TABLE II
COMPARISON OF THE PERFORMANCES OF THIS PROTOTYPE AND RECENTLY REPORTED RF PAs

References		Signal	Pout33/ PAE33 (dBm)/(%)	Pout40/ PAE40 (dBm)/(%)	Pout _{IMD3} / PAE _{IMD3} (dBm)/(%)	Stage/Gain (dB)	VDD (V)	Freq. (MHz)
This work (with NCN)	CMOS 0.18-0.4 μm	WCDMA	25/41.6	23.8/38.4	24/38	Single/9.4	3.6	960
This work (without NCN)	CMOS 0.18-0.4 μm	WCDMA	24.7/40.9	23.2/35.2	23/36	Single/9.4	3.6	960
This work Conventional Class AB CMOS	CMOS 0.4 μm	WCDMA	7.2/3.5 16.2/12.6 22.6/26	3.6/1.7 21.7/23.7	22.2/29.5	Single/16	3.3	960
Commercial GaAs RF PA	GaAs HBT	WCDMA	29/42	28/40	N/A	Three/28	3.4	900
Wang 2004 [9]	CMOS 0.5 μm	WCDMA	24/29	23/25.5	25.5/N/A	Two-stage/23.9	3.3	1750
Presti 2009 [40]	SOI CMOS 0.13 μm	WCDMA/EDGE/ OFDM	N/A	22.5/40	N/A	Two/14.5	2.1	1900
Pornpromlikit 2010 [41]	SOI CMOS 0.13 μm	WCDMA	29.4/41.4	20/12.5 28.4/37.5	N/A	Single/14.6	6	1900
Zhang 2009 [42]	InGaP/GaAs HBT	WCDMA	29/47.5	22/22 27/39.5	24/N/A (simulated)	Two/29	3.4	1950
Jeon 2010 [43]	CMOS 0.18 μm	WCDMA	23.5/40	7.5/19.8	23/N/A	Two 26	3.4	1900

Pout33/PAE33: P_{out} and PAE for ACPR1=−33 dBc. Pout40/PAE40: P_{out} and PAE for ACPR1=−40 dBc. Pout_{IMD3}/PAE_{IMD3}: P_{out} and PAE for IMD3=−25 dBc with a two-tone test.

gain compression point. The PA presented here has a PAE more than 15% greater than that of the conventional PA. The ACPR1 is 20 dB better for sub-mid to high power ranges.

Table II compares the presented linear amplifier performance against recently published CMOS and GaAs HBT amplifier results for WCDMA applications. The presented CMOS amplifier achieves PAE 38.4% at 40-dBc ACLR and 3.6-V supply voltage compared to 37.5% PAE for the best standalone CMOS silicon-on-insulator (SOI) design [41]. The amplifier also compares favorably against the best-in-class CMOS PAE of 40% for an SOI CMOS design [40] that included considerable digital complexity and required DPD correction. Each of these CMOS designs achieved PAE performance comparable to the 40% commercial GaAs HBT designs.

VII. CONCLUSIONS

A highly linear and efficient CMOS RF PA based on an amplifier with TCCs and NCN cells has been presented. A peak PAE of more than 40% was achieved using a WCDMA test and meeting ACPR specifications. This is the best reported efficiency of a WCDMA CMOS RF PA using only circuit-level linearization techniques. These results are comparable to those of GaAs PAs. Thus, CMOS RF PAs are a viable competitive solution for medium power-range applications such as cellular handset RF PAs.

The significant improvement in linearization is due to a 2DCST that simultaneously linearizes in-phase and quadrature

distortion. While the technique was applied to a CMOS amplifier here, it is applicable to a wide variety of analog and RF circuits, especially those with large signals.

REFERENCES

- [1] *International Technology Roadmap for Semiconductors*, 2009. [Online]. Available: <http://www.itrs.net/reports.html>
- [2] N. B. De Carvalho and J. C. Pedro, "Large and small-signal IMD behavior of microwave power amplifiers," *IEEE Trans. Microw. Theory Tech.*, vol. 47, no. 12, pp. 2364–2374, Dec. 1999.
- [3] M. R. Moazzam and C. S. Aitchison, "A low third order intermodulation amplifier with harmonic feedback circuitry," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 1996, pp. 827–830.
- [4] J. Sun, B. Li, and Y. W. M. Chia, "A novel CDMA power amplifier for high efficiency and linearity," in *IEEE Veh. Technol. Conf.*, Amsterdam, The Netherlands, Sep. 1999, pp. 2044–2047.
- [5] G. Hau, T. Nishimura, and N. Iwata, "A highly efficient linearized wideband CDMA handset poweramplifier based on predistortion under various bias conditions," *IEEE Trans. Microw. Theory Tech.*, vol. 49, no. 6, pp. 1194–1201, Jun. 2001.
- [6] K. Sangwon and L. Jengshan, "A linearized cascode CMOS power amplifier," in *IEEE Annu. Wireless Microw. Technol. Conf.*, Dec. 2006, pp. 1–4.
- [7] X. Yang, A. Davierwalla, D. Mann, and K. G. Gard, "A 90 nm CMOS direct conversion transmitter for WCDMA," in *IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2007, pp. 17–20.
- [8] T. Y. Yum, C. Leung, C. Chi Hou, and X. Quan, "High-efficiency linear RF amplifier—A unified circuit approach to achieving compactness and low distortion," *IEEE Trans. Microw. Theory Tech.*, vol. 54, no. 8, pp. 3255–3266, Aug. 2006.
- [9] C. Wang, M. Vaidyanathan, and L. E. Larson, "A capacitance-compensation technique for improved linearity in CMOS class-AB power amplifiers," *IEEE J. Solid-State Circuits*, vol. 39, no. 11, pp. 1927–1937, Nov. 2004.
- [10] S. Tanaka, F. Behbahani, and A. A. Abidi, "A linearization technique for CMOS RF power amplifiers," in *IEEE VLSI Circuits Symp. Tech. Dig.*, Sep. 1997, pp. 93–94.

- [11] T. Yoshimasu, M. Akagi, N. Tanba, and S. Hara, "An HBT MMIC power amplifier with an integrated diode linearizer for low-voltage portable phone applications," *IEEE J. Solid-State Circuits*, vol. 33, no. 9, pp. 1290–1296, Sep. 1998.
- [12] B. Gilbert, "A monolithic microsystem for analog synthesis of trigonometric functions and their inverses," *IEEE J. Solid-State Circuits*, vol. SSC-17, no. 6, pp. 1179–1191, Dec. 1982.
- [13] J. W. Fattarusso and R. G. Meyer, "MOS analog function synthesis," *IEEE J. Solid-State Circuits*, vol. SSC-22, no. 6, pp. 1056–1063, Dec. 1987.
- [14] D. G. Haigh and C. Toumazou, "Synthesis of transconductor/multiplier circuits for gallium arsenide technology," *IEEE Trans. Circuits Syst.*, vol. 39, no. 2, pp. 81–92, Feb. 1992.
- [15] B. Gilbert, "The multi-tanh principle: A tutorial overview," *IEEE J. Solid-State Circuits*, vol. 33, no. 1, pp. 2–17, Jan. 1998.
- [16] K. Kimura, "The ultra-multi-tanh technique for bipolar linear transconductance amplifiers," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 44, no. 4, pp. 288–302, Apr. 1997.
- [17] D. R. Webster, D. G. Haigh, and A. E. Parker, "Novel circuit synthesis technique using short channel GaAs FETs giving reduced intermodulation distortion," in *IEEE Int. Circuits Syst. Symp.*, Seattle, WA, Apr. 30 May 3, 1995, pp. 1348–1351.
- [18] D. R. Webster and D. G. Haigh, "Low-distortion MMIC power amplifier using a new form of derivative superposition," *IEEE Trans. Microw. Theory Tech.*, vol. 49, no. 2, pp. 328–332, Feb. 2001.
- [19] N. Srirattana, P. Sen, H. M. Park, C. H. Lee, P. E. Allen, and J. Laskar, "Linear RF CMOS power amplifier with improved efficiency and linearity in wide power levels," in *IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2005, pp. 251–254.
- [20] Y. Ding and R. Harjani, "A high-efficiency CMOS +22-dBm linear power amplifier," *IEEE J. Solid-State Circuits*, vol. 40, no. 9, pp. 1895–1900, Sep. 2005.
- [21] C. Lu, A. V. H. Pham, M. Shaw, and C. Saint, "Linearization of CMOS broadband power amplifiers through combined mitigated transistors and capacitance compensation," *IEEE Trans. Microw. Theory Tech.*, vol. 55, no. 11, pp. 2320–2328, Nov. 2007.
- [22] L. Sheng, J. C. Jensen, and L. E. Larson, "A wide-bandwidth Si/SiGe HBT direct conversion sub-harmonic mixer/downconverter," *IEEE J. Solid-State Circuits*, vol. 35, no. 9, pp. 1329–1337, Sep. 2000.
- [23] K. Tae Wook, K. Bonkee, and L. Kwiro, "Highly linear receiver front-end adopting MOSFET transconductance linearization by multiple gated transistors," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, pp. 223–229, Jan. 2004.
- [24] M. Parvizi and A. Nabavi, "Improved derivative superposition scheme for simultaneous second and third-order distortion cancellation in LNAs," *Electron. Lett.*, vol. 45, no. 25, pp. 1323–1325, Dec. 2009.
- [25] M. Ding and K. Gard, "Tanh cascode cell amplifier—An arbitrary transfer characteristics amplifier," *Electron. Lett.*, vol. 46, no. 22, pp. 1495–1497, 2010.
- [26] M. Ding, "Highly linear and efficient RF power amplifiers with a new circuit synthesis technique," Ph.D. dissertation, Dept. Elect. Comput. Eng., North Carolina State Univ, Raleigh, NC, 2011.
- [27] C. Fager, J. C. Pedro, N. B. de Carvalho, H. Zirath, F. Fortes, and M. J. Rosario, "A comprehensive analysis of IMD behavior in RF CMOS power amplifiers," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, pp. 24–34, Jan. 2004.
- [28] F. H. Raab, P. Asbeck, S. Cripps, P. B. Kenington, Z. B. Popovic, N. Potheary, J. F. Sevic, and N. O. Sokal, "Power amplifiers and transmitters for RF and microwave," *IEEE Trans. Microw. Theory Tech.*, vol. 50, no. 3, pp. 814–826, Mar. 2002.
- [29] P. Andreani and S. Mattisson, "On the use of MOS varactors in RF VCOs," *IEEE J. Solid-State Circuits*, vol. 35, no. 6, pp. 905–910, Jun. 2000.
- [30] T. Lee, *The Design of CMOS Radio-Frequency Integrated Circuits*, 2nd ed. Cambridge, U.K.: Cambridge Univ. Press, 2004.
- [31] R. Behzad, *Design of analog CMOS integrated circuits*. New York: McGraw-Hill, 2001.
- [32] K.-C. Tsai and P. R. Gray, "A 1.9-GHz, 1-W CMOS class-E power amplifier for wireless communications," *IEEE J. Solid-State Circuits*, vol. 34, no. 7, pp. 962–970, Jul. 1999.
- [33] A. Giry, J. M. Fourniert, and M. Pons, "A 1.9 GHz low voltage CMOS power amplifier for medium power RF applications," in *IEEE Radio Freq. Integr. Circuits Symp.*, 2000, pp. 121–124.
- [34] T. Sowlati and D. M. W. Leenaerts, "A 2.4-GHz 0.18- μ m CMOS self-biased cascode power amplifier," *IEEE J. Solid-State Circuits*, vol. 38, no. 8, pp. 1318–1324, Aug. 2003.
- [35] M. Elmala, J. Paramesh, and K. Soumyanath, "A 90-nm CMOS doherty power amplifier with minimum AM–PM distortion," *IEEE J. Solid-State Circuits*, vol. 41, no. 6, pp. 1323–1332, Jun. 2006.
- [36] I. Aoki, S. Kee, R. Magoon, R. Aparicio, F. Bohn, J. Zachan, G. Hatcher, D. McClymont, and A. Hajimiri, "A fully-integrated quad-band GSM/GPRS CMOS power amplifier," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2747–2758, Dec. 2008.
- [37] M. Ferndahl, H. O. Vicks, H. Zirath, I. Angelov, F. Ingvarson, and A. Litwin, "90-nm CMOS for microwave power applications," *IEEE Microw. Wireless Compon. Lett.*, vol. 13, no. 12, pp. 523–525, Dec. 2003.
- [38] "Technical specification," 3GPP, TS 25.101 V9.0.0, Jun. 2009. [Online]. Available: <http://www.3gpp.org/Release-9>
- [39] J. Hu, K. G. Gard, and M. B. Steer, "Calibrated nonlinear vector network analyzer without using a multi-harmonic generator," *IET Trans. Microw., Antennas, Propag.*, vol. 5, no. 5, pp. 616–624, Apr. 2011.
- [40] C. D. Presti, F. Carrara, A. Scuderi, P. M. Asbeck, and G. Palmisano, "A 25 dBm digitally modulated CMOS power amplifier for WCDMA/EDGE/OFDM with adaptive digital predistortion and efficient power control," *IEEE J. Solid-State Circuits*, vol. 44, no. 7, pp. 1883–1896, Jul. 2009.
- [41] S. Pornpromlikit, J. Jeong, C. D. Presti, A. Scuderi, and P. M. Asbeck, "A watt-level stacked-FET linear power amplifier in silicon-on-insulator CMOS," *IEEE Trans. Microw. Theory Tech.*, vol. 58, no. 1, pp. 57–64, Jan. 2010.
- [42] G. Zhang, S. Chang, S. Chen, and J. Sun, "Dual mode efficiency enhanced linear power amplifiers using a new balanced structure," in *IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2009, pp. 245–248.
- [43] H. Jeon, K.-S. Lee, O. Lee, K. H. An, Y. Yoon, H. Kim, D. H. Lee, J. Lee, C.-H. Lee, and J. Laskar, "A 40% PAE linear CMOS power amplifier with feedback bias technique for WCDMA applications," in *IEEE Radio Freq. Integr. Circuits Symp.*, May 23–25, 2010, pp. 561–564.



Miaofu Ding was born and raised in Shanghai, China. He received the M.Eng degree in electrical and electronic engineering (with Japanese language) from the University of Birmingham, Birmingham, Edgbaston, U.K., in 2006, and the Ph.D degree in electrical engineering from North Carolina State University (NCSU), Raleigh, in 2011.

He is currently a Senior RF Design Engineer with RF Micro Devices (RFMD), Greensboro, NC, where he designs highly linear and efficient monolithic microwave integrated circuit (MMIC) PAs for wireless communication systems. Since 2006, he has been a graduate student involved with highly linear and efficient RF CMOS PA techniques with the Department of Electrical and Computer Engineering, NCSU. His research interests include highly linear and efficient RF PAs and circuit synthesis techniques, as well as other analog, RF, and microwave circuits.



Kevin G. Gard (S'92–M'95) received the B.S. and M.S. degrees in electrical engineering from North Carolina State University (NCSU), Raleigh, in 1994 and 1995, respectively, and the Ph.D. degree in electrical engineering from the University of California at San Diego, La Jolla, in 2003.

In 2010 he joined Analog Devices Inc., Raleigh, NC, as an RF Integrated Circuit (RFIC) Design and System Engineer, where he developed wireless receiver systems in 65-nm CMOS. In 2009, he was an RFIC Development Engineer with ST Ericsson, where he designed a multiband low-noise amplifier front-end circuit in 90-nm CMOS for GSM, EDGE, and WCDMA transceivers. From 2004 to 2008, he was the William J. Pratt Assistant Professor with the Electrical and Computer Engineering Department, NCSU. From 1996 to 2003, he was with Qualcomm Inc., San Diego, CA, where he was a Staff Engineer and Manager responsible for the design and development of RFICs for code-division multiple-access (CDMA) wireless products. Since 2009, he has been an Adjunct Assistant Professor with the Department of Electrical and Computer Engineering (ECE), NCSU. He has authored or coauthored over 70 papers related to RF/analog integrated circuit design and analysis of nonlinear circuits. His research interests are in the areas of novel integrated circuit solutions for wireless transceivers and analysis of nonlinear microwave circuits with digitally modulated signals.

Dr. Gard is a member of the IEEE Microwave Theory and Techniques Society (IEEE MTT-S) and IEEE Solid-State Circuits Society. In 2007, he was secretary of the IEEE MTT-S Administrative Committee (AdCom). He was the corecipient of the 2010 Microwave Prize of the IEEE MTT-S.



Michael Steer (S'76–M'78–SM'90–F'99) is the Lampe Distinguished Professor of Electrical and Computer Engineering with North Carolina State University (NCSU), Raleigh. He has authored over 460 refereed publications, including coauthoring *Foundations of Interconnect and Microstrip Design* (Wiley, 2000) and *Multifunctional Adaptive Microwave Circuits and Systems* (Scitech, 2009), and the textbook *Microwave and RF Design: A Systems Approach* (Scitech, 2010).

Dr. Steer was secretary of the IEEE Microwave Theory and Techniques Society (IEEE MTT-S) (1997) and was a member of the IEEE MTT-S Administrative Committee (AdCom) (1998–2001 and

2003–2006). He was the editor-in-chief of the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES. He was the recipient of the Alcoa Foundation Distinguished Research Award from NCSU's College of Engineering (2003), the Jack S. Kilby Lecturer Award (2003), the Bronze Medallion of U.S. Army Research for Outstanding Scientific Accomplishment (1994 and 1996), a Distinguished Service Recognition Award of the IEEE MTT-S (2007), a U.S. Army Medal, i.e., the "Commander's Award For Public Service" from the Commanding General of the U.S. Army Research, Development and Engineering Command (RDECOM) (2009), the 2010 Microwave Prize for the best paper on microwave engineering in any IEEE publication in the preceding year, and the 2011 Distinguished Educator Award of the IEEE MTT-S. In 2011, he was inducted into the Electronic Warfare Technology Hall of Fame sponsored by the Association of Old Crows and was also named one of the Most Creative Teachers in the South by *Oxford American Magazine*.