A 31-dBm, High Ruggedness Power Amplifier in 65-nm Standard CMOS with High-Efficiency Stacked-Cascode Stages

Stephan Leuschner*, Sandro Pinarello^{†‡}, Uwe Hodel[‡], Jan-Erik Mueller[‡], Heinrich Klar*

*Technical University of Berlin, [†]Friedrich-Alexander-Universitaet Erlangen-Nuernberg, [‡]Infineon
Technologies AG

Abstract—A novel, high ruggedness power amplifier topology in a 65-nm CMOS technology is proposed. The proposed stacked cascode topology uses only standard devices available in a modern triple-well CMOS process to achieve breakdown voltages of more than 18V. The power amplifier stage delivers 28 dBm output power at a power-added efficiency (PAE) of 69.9% from a 3.6V supply. The saturation gain is 18 dB. A watt-level power amplifier for GSM low-band operation with 31-dBm output power and 61% PAE is presented.

Index Terms—Breakdown voltage, CMOS, high efficiency, HV device, power amplifier, RF, ruggedness.

I. INTRODUCTION

The implementation of single-chip radios is the ultimate goal in RF CMOS design. This requires the full integration of power amplifiers (PA). The main obstacle is the ruggedness of standard devices (MOSFETs) available in modern CMOS processes. The low device breakdown voltages do not comply with the nominal battery voltage in a mobile handset of 3.6V (even up to 5.5V in the worst case) and the requirement to withstand load mismatch conditions, i.e. high VSWR up to 10:1 without harming the device. Thus, a much lower supply voltage would have to be generated efficiently (e.g. by means of a DC-DC converter) which leads to a reduction of the overall efficiency. Generating high RF power from low supply voltages poses also another problem: the optimum load impedance of the PA output stage transistors becomes very small. A matching network with a high transformation ratio is needed to transform the antenna impedance of 50 to the optimum load impedance. High transformation ratios usually result in small bandwidth and higher losses. Possible solutions are the use of either non-standard high power RF devices or special circuit topologies using only the available standard devices.

The development of non-standard devices (like LDMOS etc. [1], [2]) is expensive and increases technology costs due to additional masks and/or process modifications. Circuit topologies using only standard devices circumvent these additional costs and achieve the required ruggedness by stacking multiple transistors. Simple cascode structures in modern nm-CMOS technologies cannot withstand the high RF voltages of more than 15V occurring at the

output of power devices in GSM PAs under load mismatch conditions. Therefore, more than two standard MOSFETs have to be stacked. This can be done in two ways: either by DC-only coupling of single FETs/cascode circuits [3] with RF power combining at the outputs or by the HiVP (High-Voltage/High-Power device) configuration [4], [5]. DC-only coupled devices require multiple matching networks while the HiVP and similar configurations suffer from reduced efficiency due to increased effective on-resistance because of the in-phase voltage swing at the gates of the stacked transistors.

In this paper, the novel stacked-cascode power amplifier topology is proposed. Section II summarizes the theory of circuit operation. Result from breakdown and load-pull measurements on single-stage test structures are discussed in Section III. Section IV presents a differential 31-dBm Class-AB power amplifier employing the novel stacked-cascode approach. Conclusions are given in Section V.

II. STACKED-CASCODE CIRCUIT

The efficiency is one of the most crucial performance parameters of a power amplifier. An important factor limiting the achievable efficiency is the on-resistance of the power amplifier output stage. From the load-line theory a simple expression for the efficiency can be derived taking the on-resistance into account (here for a class B amplifier):

$$\eta = \frac{\pi}{4} \frac{1}{1 + \frac{2}{V_{max}/(R_{cs}I_{max}) - 1}}.$$

When connecting N multiple MOSFETs in series V_{max} as well as R_{on} increase by a factor of N. Thus V_{max}/R_{on} stays constant and the efficiency will not be compromised by stacking multiple MOSFETs.

The novel stacked cascode structure proposed in this paper is shown in Fig. 1. It consists of two cascode circuits comprising the MOSFETs M1/M2 and M3/M4. The gates of the cascode transistors M2 and M4 are RF shorted by the blocking capacitors C_B to the source nodes of M1 and M3, respectively. This way the transistors M1 and M2

act as standard cascode circuit while M3 and M4 form a floating cascode circuit. The cascode behavior results in a lower on-resistance and therefore in a higher efficiency of the structure compared to the HiVP configuration. Proper choice of the tuning capacitor C_{Tune} sets the voltage swing for the top cascode circuit so that the total output voltage is uniformly distributed across all four MOSFETs. This allows the voltages seen by M1-M4 to remain below the oxide breakdown voltage and the maximum voltage ratings imposed by hot carrier effects.




Fig. 1. Stacked cascode circuit comprising four MOSFETs, blocking/tuning capacitors and biasing

Another limiting factor is the breakdown of the drain diode of transistor M4 at high reverse voltages. High RF peak voltages (in the vicinity of the diode breakdown voltage) at the drain of M4 can lead to a current flow through the diode and to a clipping of the output voltage waveform. At higher RF peak voltages the drain diode will be destroyed. In order to avoid breakdown of the drain diode of M4 the cascode circuit formed by M3/M4 is realized in a p-well in n-well with the n-well biased to the supply voltage. The connection to the source of M3 forces the p-well to swing together with the top cascode circuit reducing the voltage across the drain diode of M4 by a factor of 2.

The circuit overall breakdown voltage is limited either by the gate oxide breakdown voltage $(4 \times V_{br,GOX})$ or by the diode and well breakdown voltages $(V_{br,diode} + V_{br,well})$. In the best case stacking of four MOSFETs leads to a four times higher overall breakdown voltage.

III. MEASUREMENT OF LOAD-PULL TEST STRUCTURES

A. DC and RF breakdown

To demonstrate the robustness of the stacked cascode topology DC breakdown measurements were performed, as well as RF measurements under optimum load conditions for increasing supply voltages.

The gate oxide of the thick oxide FET and diode/well breakdown voltages in the used technology are 7V and 10V, respectively. Thus, the circuit should be able to sustain a maximum output voltage of about 20V – limited by the breakdown of the N-well and the drain diode of transistor M4.




Fig. 2. Measured DC breakdown of the stacked cascode (gate-source voltage of transistor M1: $V_{gs,M1}=0$ V, bias voltage: $V_{bias}=3/4\times V_D$)

Fig. 2 shows the results of the DC breakdown measurement. To ensure proper distribution of the total drain voltage V_D across all devices, the bias voltage V_{bias} was swept during measurement along with V_D by setting $V_{bias} = 3/4 \times V_D$. The measured breakdown voltage of $V_{bd} = 18.4 \text{V}$ is slightly below the theoretical maximum.




Fig. 3. RF peak voltage at increasing drain bias voltages

Using the possibilities of time-domain load-pull measurements, device breakdown under RF operation was evaluated. For each supply voltage level the amplifiers were operated in saturation at maximum output power. In Fig. 3 the reached peak RF voltage at the drain is plotted against the drain bias voltage V_{DD} . The circuit worked up to a drain bias voltage of 6.5V, which corresponds to a peak RF voltage of 17V; at $V_{DD} = 7$ V degradation due to gate oxide breakdown of one of the four transistors was

observed. Extrapolating the measured curve the peak RF voltage reached levels of about 18V.

Under DC and RF stress the same breakdown voltages were measured. More importantly it is shown that circuits based on the stacked cascode approach can sustain the high peak voltages occurring in handset power amplifiers under load mismatch conditions.

B. RF performance

Fig. 4 and Table I compare the RF performance of three implemented PA stages. The measured PAE values for all the three PA stages are nearly the same. This result verifies the theoretical considerations in II. The output power increases by 6dB each time the number of FETs is doubled. This is because the drain bias voltage V_{DD} could also be doubled while keeping the stress on each single FET constant.




Fig. 4. Comparison of RF performance of a simple common-source stage, a cascode stage and the stacked cascode stage at $f=900 \mathrm{MHz}$

TABLE I MEASURED PERFORMANCE AT 900MHZ

	No. of stacked FETs à 7mm	V_{DD} [V]	P_{out} [dBm]	PAE [%]
Common- Source	1	0.9	15.9	71.9
Cascode	2	1.8	21.9	69.8
Stacked Cascode	4	3.6	28	69.9

The performance vs. frequency of the stacked cascode is plotted in Fig. 5. The circuit shows outstanding performance in the GSM low band at 900MHz and acceptable high efficiency in the GSM high band at 1.8GHz. At higher frequencies the PAE is limited due to the low unity-gain frequency ($\omega_u=15 {\rm GHz}$) of the stacked-cascode using 230nm thick-oxide FETs. For higher frequency operation the gate length could be reduced or even thin oxide FETs could be used at the cost of circuit ruggedness.

Table II compares the measured performance of the presented stacked-cascode approach with the state-of-the-art. The circuit shows a performance in CMOS technologies




Fig. 5. PAE, gain and output power vs. frequency at $V_{DD}=3.6\mathrm{V}$ for optimum load conditions for each frequency point

so far only reachable with special devices[1], [2]. Compared to other implementations using only standard devices [5] the efficiency of the stacked cascode is considerably higher.

TABLE II COMPARISON WITH STATE OF THE ART

Reference	Technology	f	P_{out}	PAE
		[GHz]	[dBm]	[%]
[1]	Si-LDMOS	0.9	35	65
[2]	65nm CMOS	0.8	30	70
	using special			
	EDMOS device			
[5]	$0.18\mu m$ CMOS	1	27.5	36.9
	65nm CMOS,			
this work	thick oxide FETs	0.9	28	69.9
	$(L_{Gate}=230$ nm $)$			

IV. A 31-DBM, CLASS-AB STACKED-CASCODE POWER AMPLIFIER

To show the feasibility of watt-level power amplifiers for GSM handset application, a differential power amplifier output stage including complete biasing, ESD protection and blocking capacitors in a flip-chip package was fabricated in a 65nm CMOS technology. A simplified block diagram of the chip and the test-board is shown in Fig. 6. The power amplifier occupies a total chip area of 0.6mm². The size of the output stage is 0.2mm².




Fig. 6. Block diagram of chip and test-board

The matching at the amplifier input and output was realized on-board using grounded coplanar waveguides on a FR-4 substrate and SMD capacitors to form two-stage matching networks. The output matching was optimized for maximum PAE. Fig. 7 shows the complete test-board.




Fig. 7. Test-board and chip photograph

The power amplifier operates in classical class-AB mode. At 850MHz it delivers 31dBm output power at a power-added efficiency of 60.5% as shown in Fig. 8. The small-signal and saturation gain is 27dB and 16dB, respectively.




Fig. 8. Power amplifier performance at f = 850 MHz




Fig. 9. Performance vs. frequency at $P_{in} = 14 dBm$

The performance plotted versus frequency in Fig. 9 shows the maximum PAE of 61% at 830MHz. The PAE

is always higher than 55% at frequencies ranging from 750MHz to 920MHz. In this range the output power is also equal or greater than 30dBm at a minimum saturation gain of 14dB.

The difference in maximum PAE compared to the load-pull measurements shown in Section III results from the losses in the on-board matching networks ($\Delta PAE \approx 5\%$) and a non-optimum ESD structure design ($\Delta PAE \approx 4\%$).

V. CONCLUSION

The presented stacked-cascode power amplifier topology uses only standard devices in a 65-nm CMOS process. The implemented stacked-cascode stage using 230nm thick-oxide MOSFETs has a breakdown voltage of 18.4V. The on-wafer load-pull measurements show a PAE of 69.9% at an output power of 28dBm at 900MHz. To the knowledge of the authors, this is the first CMOS power amplifier that is able to handle such high voltage levels using only standard devices with an efficiency so far only measured on special devices.

The GSM low-band power amplifier proves the feasibility of power amplifiers using the stacked-cascode topology. It delivers 31dBm output power at an efficiency of 61%.

ACKNOWLEDGEMENTS

The authors would like to thank Boris Kapfelsperger, Bernhard Sogl, Ronald Thueringer and Norman Wolf for constant support and their help during the measurements.

REFERENCES

- T. Shimizu, Y. Nunogawa, T. Furuya, S. Yamada, I. Yoshida, and H. Masao, "A small GSM power amplifier module using Si-LDMOS driver MMIC," in *Solid-State Circuits Conference*, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International, 2004, pp. 196– 522 Vol.1.
- [2] M. Apostolidou, M. van der Heijden, D. Leenaerts, J. Sonsky, A. Heringa, and I. Volokhine, "A 65nm CMOS 30dBm class-E RF power amplifier with 60% power added efficiency," in *Radio Frequency Integrated Circuits Symposium*, 2008. RFIC 2008. IEEE, 2008, pp. 141–144.
- [3] I. Aoki, S. Kee, R. Magoon, R. Aparicio, F. Bohn, J. Zachan, G. Hatcher, D. McClymont, and A. Hajimiri, "A Fully-Integrated Quad-Band GSM/GPRS CMOS Power Amplifier," Solid-State Circuits, IEEE Journal of, vol. 43, no. 12, pp. 2747–2758, 2008.
- [4] A. Ezzeddine and H. Huang, "The high voltage/high power FET (HiVP)," in Radio Frequency Integrated Circuits (RFIC) Symposium, 2003 IEEE, 2003, pp. 215–218.
- [5] A. K. Ezzeddine, H. C. Huang, R. S. Howell, H. C. Nathanson, and N. G. Paraskevopoulos, "CMOS PA for Wireless Applications," in *IEEE Topical Symposium on Power Amplifiers for Wireless Communications*, 2007. [Online]. Available: http://pasymposium.ucsd.edu/pages/2007papers.htm