Gebze Technical University Computer Engineering


CSE 331 - 2018 Fall


HOMEWORK 2 REPORT


EMİRHAN KARAGÖZOĞLU 151044052

Course Assistant: Fatma Nur Esirci

Schematic Desings for all Modules







Verilog Modules and Their Description

AND: 32 bit 2 adet sayı alır AND işlemi yapar ve 32 bit sonuç return eder. OR: 32 bit 2 adet sayı alır OR işlemi yapar ve 32 bit sonuç return eder. NOR: 32 bit 2 adet sayı alır NOR işlemi yapar ve 32 bit sonuç return eder. XOR: 32 bit 2 adet sayı alır XOR işlemi yapar ve 32 bit sonuç return eder. + operator: 32 bit 2 adet sayı alır toplama işlemi yapar ve 32 bit sonuç return eder.

- operator : 32 bit 2 adet sayı alır çıkarma işlemi yapar ve 32 bit sonuç return eder.
- >> operator : 32 bit 2 adet sayı alır ilk sayıyı ikinci sayı kadar aritmetik olarak sağa kaydırır.
- << operator : 32 bit 2 adet sayı alır ilk sayıyı ikinci sayı kadar sola kaydırır. Alu32: 32 bit 2 sayı ve 3 bit seçici alır, seçiciye göre gerekli işlemin sonucunu ,**overflow bitini ve zero bitini** döndürür.

Modelsim Simulation Results

```
VSIM 5> step -current
# time = 60, Operation: 001, A =0101011100000000101000000010110, B=00101010100011100101000111, R=0111111110001110111111000111111 Owerflow=0, ZeroBit=0
# time = 80, Operation: 001, A =110101110010010010010000000001010, B=1010011001000100001000101010101, R=111101110110010010100010110111 Owerflow=0, ZeroBit=0
# time = 100, Operation: 001, A =1111011100000110100001010010010010, B=1011000100101010101010101111010, R=11110111001001111101101111011 Owerflow=0, ZeroBit=0
# time = 140, Operation: 010, A =11010111001001001001001000000001010, B=10100110010001000010010101010, R=0111110101101000110000101110011 Owerflow=1, ZeroBit=0
# time = 180, Operation: 011, A =01010111000000001010000000101110, B=00101010000111001010001100111, R=0111110110001110111110001010111 Owerflow=0, ZeroBit=0
# time = 200, Operation: 011, A =1010111001001001001001000000001010, B=10100110010010000100101010101, R=011100010110000010000101100011 Owerflow=0, ZeroBit=0
# time = 220, Operation: 011, A =111101110000011010000101001001001, B=1011000100101010101010101111010, R=010001100010010111011010001011111 Owerflow=0, ZeroBit=0
# time = 240, Operation: 100, A =11010111001001001001000000001010, B=101001100100010000101010101, R=00110000111000000111111010100001 Owerflow=1, ZeroBit=0
# time = 300, Operation: 101, A =0101011100000000101000000010110, B=00000000000000000000001, R=001010111000000010100000001111 Owerflow=0, ZeroBit=0
# time = 320, Operation: 101, A =11010111001001001001000000001010, B=0000000000000000000000011, R=11111010111001001001000000001 Owerflow=0, ZeroBit=0
# time = 340, Operation: 101, A =111101110000011010000101000001, B=000000000000000000000011, R=1111111111111111111011000001101000 Owerflow=0, ZeroBit=0
# time = 360, Operation: 110, A =01010111000000001010000000101110, B=00000000000000000000000000, R=101011100000000101000000111100 Owerflow=0, ZeroBit=0
# time = 380, Operation: 110, A =110101110010010010101000000001010, B=000000000000000000000011, R=1011100100100100000000101000 Owerflow=0, ZeroBit=0
# time = 420, Operation: 111, A =01010111000000001010000000101110, B=00101010100011100101000111001010011, R=100000000111001000100011010010000 Owerflow=0, ZeroBit=0
# time = 440, Operation: 111, A =110101110010010010010000000001010, B=10100110010010000100101010101, R=000010001001101101011111010011010 Owerflow=0, ZeroBit=0
# time = 460, Operation: 111, A =111101110000011010000101000001010000001, B=10110001001010101010101010111010, R=00001001101100001011010000101010000100 Owerflow=0, ZeroBit=0
```