

ISTANBUL TECHNICAL UNIVERSITY
COMPUTER ENGINEERING DEPARTMENT

BLG 222E
COMPUTER ORGANIZATION
PROJECT 1 REPORT

CRN : 22596

LECTURER : Assoc. Prof. Dr. Gökhan İnce

GROUP MEMBERS:

150220030 : Ahmet Emir Arslan (Group Representative)

150220067 : Baran Turhan

SPRING 2025

Contents

1	INTRODUCTION	1
2	MATERIALS AND METHODS	1
2.1	List of Modules Implemented	1
2.2	Control Inputs and Functions	4
2.3	Task Distribution	4
3	RESULTS	5
4	DISCUSSION	7
5	CONCLUSION	7

1 INTRODUCTION

In this project, we have built-simulated a basic computer that can make arithmetic and logical operations. Furthermore, results of these operations can be stored into a memory or registers while operations are run sequentially. We used Verilog hardware description language to built our modules and Xilinx Vivado Design Suite to run our tests.

2 MATERIALS AND METHODS

This project consists of multiple Verilog modules that form the fundamental components of a simple computer architecture. The modules are developed in accordance with the specifications given in the Project 1 Homework File and tested using the provided simulation files in Vivado Design Suite.

2.1 List of Modules Implemented

The following modules were implemented:

- **Register16bit.v**: 16-bit register module that supports increment, decrement, load and clear functions based on control inputs.




Figure 1: 16-bit Register

- **Register32bit.v**: 32-bit register module that handles both full and partial data loading, clearing, and increment/decrement operations.




Figure 2: 32-bit Register

- **DataRegister.v**: Module used for holding data with configurable operations.




Figure 3: Data Register

- **InstructionRegister.v**: Specialized register for instruction holding with parallel load and reset capabilities.




Figure 4: Instruction Register

- **RegisterFile.v**: Holds general-purpose registers including R1-R4 and S1-S4, supporting multiple read/write operations.




Figure 5: Register File

- **AddressRegisterFile.v:** Maintains address registers and provides access to memory mapping.




Figure 6: Address Register File

- **ArithmeticLogicUnit.v:** Core ALU that supports arithmetic and logical operations based on FunSel input.




Figure 7: Arithmetic Logic Unit

- **ArithmeticLogicUnitSystem.v:** Combines ALU, RegisterFile, and other subsystems into a functional unit.




Figure 8: Arithmetic Logic Unit System

2.2 Control Inputs and Functions

Each module was designed with specific control inputs which dictate its operation:

- **E (Enable)**: Activates the module for operation.
- **rst (Reset)**: Clears the register or memory.
- **FunSel**: Selects the function type, e.g., increment, decrement, load, etc.
- **I (Input)**: Input data fed into modules like registers.
- **RegSel / ScrSel / OutASel / OutBSel**: Register selectors used within RegisterFile.

2.3 Task Distribution

- Baran Turhan implemented:
 - Register16bit.v
 - Register32bit.v
 - DataRegister.v
 - InstructionRegister.v
 - RegisterFile.v
- Ahmet Emir Arslan implemented:
 - AddressRegisterFile.v
 - ArithmeticLogicUnit.v

– ArithmeticLogicUnitSystem.v

- Both members collaboratively tested and debugged the system.

3 RESULTS

All modules were compiled and simulated successfully using the provided simulation files. Below are notable outcomes:

- Registers correctly respond to enable and reset signals.
- ALU performs arithmetic and logical operations accurately according to the function selector.
- RegisterFile supports correct read/write behavior across multiple registers.
- System passed simulation outputs without any syntax or logic errors.
- **Register16bit.v**




Figure 9: 16-bit Register Results

- **Register32bit.v**



Figure 10: 32-bit Register Results

- **DataRegister.v**

Name	Value	399,999 ps	400,000 ps	400,001 ps	400,002 ps	400,003 ps	400,004 ps	400,005 ps	...
out[0]	25	25							
in	1	1							
FunSet[0]	1	1							
OutOut[0]	00000025	00000025							
test_out[0]	00000004	00000004							

Figure 11: Data Register Results

- InstructionRegister.v

Name	Value	399,999 ps	400,000 ps	400,001 ps	400,002 ps	400,003 ps	400,004 ps	400,005 ps	...
out[0]	15	15							
Write	1	1							
in	5	5							
OutOut[0]	1557	1557							
test_out[0]	00000002	00000002							

Figure 12: Instruction Register Results

- RegisterFile.v

Name	Value	399,999 ps	400,000 ps	400,001 ps	400,002 ps	400,003 ps	400,004 ps	400,005 ps	...
out[0]	34567890	34567890							
OutOut[0]	1	1							
OutOut[1]	5	5							
FunSet[0]	2	2							
RegSet[0]	3	3							
SetSet[0]	5	5							
OutOut[1]	12345678	12345678							
OutOut[2]	34567890	34567890							
test_out[0]	00000002	00000002							

Figure 13: Register File Results

- AddressRegisterFile.v

Name	Value	399,999 ps	400,000 ps	400,001 ps	400,002 ps	400,003 ps	400,004 ps	400,005 ps	...
out[0]	00003548	00003548							
OutOut[0]	2	2							
OutOut[1]	0	0							
RegSet[0]	6	6							
FunSet[0]	2	2							
OutOut[1]	1234	1234							
OutOut[2]	3548	3548							
test_out[0]	00000002	00000002							

Figure 14: Address Register File Results

- ArithmeticLogicUnit.v

Name	Value	1000,000 ps	1,000,001 ps	1,000,002 ps	1,000,003 ps	1,000,004 ps	1,000,005 ps
in[4:0]	1111111	1111111					
in[3:0]	0000000	0000000					
FunSel[4:0]	15	15					
in_WF	1	1					
ALLOut[1:0]	00000000	00000000					
RegOut[4:0]	0	0					
RegIn[4:0]	00000003	00000003					
in_Z	1	1					
in_C	1	1					
in_M	0	0					
in_D	0	0					

Figure 15: Arithmetic Logic Unit Results

• ArithmeticLogicUnitSystem.v

Name	Value	1000,000 ps	1,000,001 ps	1,000,002 ps	1,000,003 ps	1,000,004 ps	1,000,005 ps
RF_OutSel[2:0]	0	0					
RF_OutSel[2:0]	5	5					
RF_FunSel[2:0]	2	2					
RF_RegSel[2:0]	0	0					
RF_RegSel[2:0]	0	0					
ALLOut[4:0]	15	15					
in_WF	0	0					
RegOut[4:0]	0	0					
RegIn[4:0]	2	2					
Reg_FunSel[1:0]	2	2					
Reg_RegSel[2:0]	0	0					
in_LM	0	0					
in_Mem	1	1					
Mem_WF	0	0					
Mem_CS	0	0					
MemSel[1:0]	0	0					
MemSel[1:0]	0	0					
MemSel[1:0]	0	0					
MemSel[1:0]	0	0					
in_E	0	0					
Reg_FunSel[1:0]	X	X					
Reg_RegSel[2:0]	00000004	00000004					
in_Z	0	0					

Figure 16: Arithmetic Logic Unit System Results

4 DISCUSSION

The project highlighted key aspects of digital system design:

- Designing modular and reusable components simplifies integration and testing.
- Verilog requires precise control logic, and simulation is critical in catching edge cases.
- Understanding hardware logic such as enable signals, clocked vs combinational behavior was crucial.
- Group collaboration accelerated debugging and ensured comprehensive testing.

We faced initial issues with the simulation compatibility which were resolved by strictly following the expected module interface and naming conventions.

5 CONCLUSION

This project deepened our understanding of computer architecture and digital logic. We:

- Gained hands-on experience in Verilog and Vivado.
- Learned how to debug complex digital systems.
- Realized the importance of clean module interfaces and documentation.

Though some modules were initially challenging, the final system functioned as expected under simulation. The clear structure of responsibilities also helped manage the workload efficiently.