Two Hardware Description Languages

■ Verilog

- developed in 1984 by Gateway Design Automation
- became an IEEE standard (1364) in 1995
- More popular in US

VHDL (VHSIC Hardware Description Language)

- Developed in 1981 by the Department of Defense
- Became an IEEE standard (1076) in 1987
- More popular in Europe
- In this course we will use Verilog

Defining a module

- A module is the main building block in Verilog
- We first need to declare:
 - Name of the module
 - Types of its connections (input, output)
 - Names of its connections



Defining a module

```
module example (a, b, c, y);
    input a;
    input b;
    input c;
    output y;

// here comes the circuit description
endmodule
```



A question of style

The following two codes are identical

```
module test ( a, b, y );
    input a;
    input b;
    output y;
endmodule
```

What if we have busses?

- You can also define multi-bit busses.
 - [range_start : range_end]

Example:

```
input [31:0] a; // a[31], a[30] .. a[0]
output [15:8] b1; // b1[15], b1[14] .. b1[8]
output [7:0] b2; // b2[7], b2[6] .. b1[0]
input clk; // single signal
```

Basic Syntax

- Verilog is case sensitive:
 - SomeName and somename are not the same!
- Names cannot start with numbers:
 - 2good is not a valid name

Whitespace is ignored

```
// Single line comments start with a //
/* Multiline comments
  are defined like this */
```

Good Practices

- Develop/use a consistent naming style
- Use MSB to LSB ordering for busses (little-endian)
 - Try using "a[31:0]" and not "a[0:31]"
- Define one module per file
 - Makes managing your design hierarchy easier
- Use a file name that equals module name
 - i.e. module TryThis is defined in a file called TryThis.v

There are Two Main Styles of HDL

Structural


- Describe how modules are interconnected
- Each module contains other modules (instances)
- ... and interconnections between these modules
- Describes a hierarchy

Behavioral

- The module body contains functional description of the circuit
- Contains logical and mathematical operators

Practical circuits would use a combination of both

Structural HDL: Instantiating a Module



Module Definitions

```
module top (A, SEL, C, Y);
                                                  i first
  input A, SEL, C;
  output Y;
  wire n1;
                                      SEL-
                                                     small
                                                                     small
                                       C-
                                                                              top
                                          module small (A, B, Y);
                                             input A;
                                             input B;
                                             output Y;
                                          // description of small
endmodule
                                          endmodule
```

Module Definitions

```
module top (A, SEL, C, Y);
                                                 i first
  input A, SEL, C;
  output Y;
  wire n1;
                                     SEL-
                                                   small
                                                                  small
                                     C-
                                                                           top
                                         module (small)(A, B, Y);
                                           input A;
                                           input B;
                                           output Y;
                                         // description of small
endmodule
                                         endmodule
```

Wire definitions

```
module top (A, SEL, C, Y);
                                                  i first
  input A, SEL, C;
  output Y;
  wire n1;
                                      SEL-
                                                    small
                                                                    small
                                       C-
                                                                             top
                                          module small (A, B, Y);
                                            input A;
                                            input B;
                                            output Y;
                                          // description of small
endmodule
                                          endmodule
```

Instantiate first module

```
module top (A, SEL, C, Y);
                                                 i first
  input A, SEL, C;
  output Y;
  wire n1;
                                                   small
                                                                   small
                                     c -
// instantiate small once
small i_first ( .A(A),
                                                                           top
                 .B(SEL),
                 .Y(n1)
                                         module small (A, B, Y);
                                           input A;
                                           input B;
                                           output Y;
                                         // description of small
endmodule
                                         endmodule
```

Instantiate second module

```
module top (A, SEL, C, Y);
                                                i first
  input A, SEL, C;
  output Y;
  wire n1;
                                     SEL-
                                                  small
                                                                  small
// instantiate small once
                                     C-
small i_first ( .A(A),
                                                                           top
                 .B(SEL),
                  V(n1)
                          );
                                         module small (A, B, Y);
                                           input A;
// instantiate small second time
                                           input B;
small i2 ( .A(n1),
                                           output Y;
            .B(C),
            .Y(Y));
                                         // description of small
endmodule
                                         endmodule
```

Short Instantiation

```
A i_first i2

A Y N1

SEL B Small C top
```

```
module small (A, B, Y);
  input A;
  input B;
  output Y;

// description of small
endmodule
```

What Happens with HDL code?

Automatic Synthesis

- Modern tools are able to map a behavioral HDL code into gatelevel schematics
- They can perform many optimizations
- ... however they can not guarantee that a solution is optimal
- Most common way of Digital Design these days

Simulation

- Allows the behavior of the circuit to be verified without actually manufacturing the circuit
- Simulators can work on behavioral or gate-level schematics


Behavioral HDL: Defining Functionality

```
module example (a, b, c, y);
    input a;
    input b;
    input c;
    output y;

// here comes the circuit description
assign y = ~a & ~b & ~c |
        a & ~b & ~c |
        a & ~b & ~c;

endmodule
```

Behavioral HDL: Synthesis Results




Behavioral HDL: Simulating the Circuit

Now: 800 ns		0 ns 160	320 ns	480	640 ns 800
∛ II a	0		-1163 W W		
∛ II b	0	1		i.	
3 11 c	0		1 1		
31 y	0		17		


Bitwise Operators

Bitwise Operators: Synthesis Results



Reduction Operators


Reduction Operators: assign y = &a;



Conditional Assignment

- ?: is also called a ternary operator as it operates on three inputs:
 - **Γ** ς
 - **d**1
 - **d**0.

Conditional Assignment: y = s ? d1: d0;



More Conditional Assignments

Even More Conditional Assignments

How to Express numbers?

N' Bxx

8'b0000_0001

(N) Number of bits

Expresses how many bits will be used to store the value

■ (B) Base

Can be b (binary), h (hexadecimal), d (decimal), o (octal)

(xx) Number

- The value expressed in base, apart from numbers it can also have X and Z as values.
- Underscore _ can be used to improve readability

Number Representation in Verilog

Verilog	Stored Number	Verilog	Stored Number
4' b1001	1001	4' d5	0101
8' b1001	0000 1001	12' hFA3	1111 1010 0011
8' b0000_1001	0000 1001	8' o12	00 001 010
8' bxX0X1zZ1	XX0X 1ZZ1	4' h7	0111
'b01	0000 0001	12' h0	0000 0000 0000

What have seen so far:

- Describing structural hierarchy with Verilog
 - Instantiate modules in an other module
- Writing simple logic equations
 - We can write AND, OR, XOR etc
- Multiplexer functionality
 - If ... then ... else
- We can describe constants
- But there is more:

Precedence of operations in Verilog

Highest

~	NOT
*,/,%	mult, div, mod
+, -	add,sub
<<,>>>	shift
<<<,>>>	arithmetic shift
<, <=, >, >=	comparison
==, !=	equal, not equal
& <i>,</i> ~&	AND, NAND
^, ~^	XOR, XNOR
,~	OR, NOR
?:	ternary operator

Lowest

An XNOR gate

An AND gate

What is the BEST way of writing Verilog

- Quite simply IT DOES NOT EXIST!
- Code should be easy to understand
 - Sometimes longer code is easier to comprehend
- Hierarchy is very useful
 - In the previous example it did not look like that, but for larger designs it is indispensible
- Try to stay closer to hardware
 - After all the goal is to design hardware