

## Double-Operand Math Instructions Examples

Line nr.	Assembly	Machine Code
		aoooooooooooooooooooooooooooo
1.	FADD r1, r2, r3	00010100000010001100000000000000
2.	FSUB r1, r2, #5	1001100000001000000000000000101

From left to right, bit 'a' defines the addressing mode. In line 1, the second source **r3** is a register. For register addressing a=0. The next five 'o' bits are the FADD opcode.

Bits 'dddd', 'iiii', 'jjjj', are the addresses for the **r1**, **r2**, and **r3** registers respectively. The rest are don't cares in this case, so I just made them zero.

In line 2, the # symbol indicates to the assembler that immediate addressing should be used instead, so the 'a' bit is set to 1. Also, the encoding format therefore changes, the last 18 bits after when **r1** and **r2** are encoded are used to represent the 18 bit binary value of 5.

On the tables below, line 1 of the above code corresponds to an r-type Double-Operand ALU instruction, and line 2 corresponds to an i-type instruction.

<b>Double-Operand ALU</b>	r-type:	<div> <div>30</div> <div>25</div> <div>21</div> <div>17</div> <div>13</div> <div>0</div> </div> <div> <div>0</div> <div>opcode</div> <div>rd</div> <div>rs1</div> <div>rs2</div> <div>0</div> </div>
	i-type:	<div> <div>1</div> <div>opcode</div> <div>rd</div> <div>rs</div> <div>18-bit immediate</div> </div>
<b>Single-Operand ALU</b>	EXP:	<div> <div>0</div> <div>opcode</div> <div>rd</div> <div>22-bit immediate</div> </div>
		<div> <div>0</div> <div>opcode</div> <div>rd</div> <div>0</div> </div>
<b>Load, Store, Move</b>		<div> <div>0</div> <div>opcode</div> <div>rd</div> <div>rs</div> <div>0</div> </div>
<b>Branching</b>	B:	<div> <div>0</div> <div>opcode</div> <div>rd</div> <div>22-bit immediate</div> </div>
		<div> <div>0</div> <div>opcode</div> <div>rd</div> <div>0</div> </div>
<b>No-Operation and Halt</b>		<div> <div>0</div> <div>opcode</div> <div>0</div> </div>