


Project 1 Diagrams


dec2_7seg (7-segment display)

This module takes in a 3 bit input value. It's output is 6 bit value in which each bit corresponds to a region of the 7-bit display that will be turned on.




clock_divider

The clock divider has two inputs: the clock and reset values. It takes the clock as input and produces a reduced clock speed as output. The input and output are represented by the rate at which the clock sends the 1 signal.





Counter

Increments or decrements by 1 on posedge of clock. Direction of change is determined by up_down value. Counter_width determines the maximum value that the counter can reach.



Timer (I do not expect to receive credit for a complete state diagram in the wrong format , but have included the image below in case it is needed as a reference.)





* arrows w/ no control signal label transition to the next state unconditionally.

* ~~Through the decades~~

* Every State checks for Reset, though it is NOT shown

Control Signals

- + S_cntr_ones
- + min_done
- + TEN_min_done
- + done

