

There is a testbench that includes all instructions. I will show and prove them one by one. Let me start with first show you register contents and instructions.

Instructions, (there is 1 instruction per line):

```
0000010000001011111111111111100
0000001011101101100001000000000
00010011101101000000000000001000
0000000000000000000000000000000
0000000000000000000000000000000
00010111001101000000000000001000
0000000000000000000000000000000
0000000000000000000000000000000
00000000111010011100000110000000
0000100000001100000000000000000
0000000000000000000000000000000
0000000000000000000000000000000
00000010000011011000001000100000
0000110000010000000000000000000
0000000000000000000000000000000
0000000000000000000000000000000
00000001011000100100001001000000
00110010001000100110011001111100
0011010101010111111011001110000
00100001000100100100000000000000
1000110011001000000000000000000
1010110011001100000000000000000
00000000000011001100100000000000
00000000001010101000010000001000
00000000100011110000001010100000
0000000000000000000000000000000
0000000000000000000000000000000
0000000000000000000000000000000
0000000000000000000000000000000
0000000000000000000000000000000
```

Registers:

```
0000000000000000
0000000001000001
0000000000000010
0000000000100000
0000000000000000
0000000100000101
0000000010000110
0001000000000111
0000000100000001
0000000001000001
0001000000000010
0000000000100000
0000000000000000
0000000010000110
0000000010000110
0001000000000111
```

Some infos about design:

I put together ALU control unit and main control unit. Function field and opcode field is connected there. My control unit can do both tasks. It generate signals such as MemWr, MemRd, PCSelect. Moreover, it generates ALU select bits.

IMPORTANT!

Load Word is slow instruction. It needs 2 clocks. And I display the current register status in every clock. So, in outputs there are 2 initial register data status output. I print register status twice. You must consider the first print for finding initial status of registers since they may change in instructions that need only 1 clock.

Some infos about tests:

In every instruction, I show the initial target register content and target memory content with \$display. After that, I show the result of target register and target memory after instruction is done with \$display. If instruction does not touch the memory contents (reading or writing), it may show garbage results. Please, consider outputs with purpose of instruction.

You can check initial values of register and data memory from the texts. They are in simulation/modelsim folder. I tried not to write results same registers so that you can follow up easily. I only overwrite to register 1 and 2.

I show the results with \$display, but still if you want, at the end of the instructions, you can check the final results of registers and memory content from wave form.

The final output of registers from wave form:

```
sim:/tb/processor/reg1/registers @ 1726 ps
0 : 0000000000000000 0000000001000001 0000000000000000 0000000010000000
4 : 1001000000000000 1111110110011101 00000000011100001 0001000000100010
8 : 00000000100000001 00000000100000001 00001000000000001 0000000001000000
12 : xxxxxxxxxxxxxxxx1 00000000010000110 00000000010000110 0001000000000111
```

Memory outputs does not fit here, but I can show some:

```
sim:/tb/processor/mem1/memdata @ 2086 ps
0 : 0000000000000000 00000000000010100 00000000000000010 00000000000000011 00000000000000100 0000000000000101 0000000000000
8 : 00000000000001000 000000000000010001 00000000000001010 00000000000001011 00000000000001100 00000000000001101 0000000000000
16 : 00000000000010000 00000000000010001 00000000000010010 00000000000010011 00000000000010100 00000000000010101 0000000000000
24 : 00000000000011000 00000000000011001 00000000000011010 00000000000011011 00000000000011100 00000000000011101 0000000000000
32 : 00000000000010000 00000000000000001 00000000000000010 00000000000000011 00000000000000010 00000000000000011 0000000000000
40 : 00000000000010000 00000000000001001 00000000000001010 00000000000001011 00000000000001100 00000000000001101 0000000000000
48 : 00000000000010000 00000000000010001 00000000000010010 00000000000010011 00000000000010100 00000000000010101 0000000000000
56 : 00000000000011000 00000000000011001 00000000000011010 00000000000011011 00000000000011100 00000000000011101 0000000000000
64 : 00000000000000000 00000000000001000 00000000000000010 00000000000000011 00000000000000010 00000000000000011 0000000000000
72 : 00000000000001000 00000000000001001 00000000000001010 00000000000001011 00000000000001100 00000000000001101 0000000000000
80 : 00000000000001000 00000000000001001 00000000000001010 00000000000001011 00000000000001010 00000000000001011 0000000000000
88 : 00000000000001100 000000000000011001 00000000000001101 000000000000011011 00000000000001110 00000000000001101 0000000000000
96 : 00000000000000000 00000000000000001 00000000000000010 00000000000000011 00000000000000010 00000000000000011 0000000000000
104 : 00000000000001000 00000000000001001 00000000000001010 00000000000001011 00000000000001100 00000000000001101 0000000000000
112 : 00000000000001000 00000000000001001 00000000000001010 00000000000001011 00000000000001010 00000000000001011 0000000000000
120 : 00000000000001100 000000000000011001 00000000000001101 000000000000011011 00000000000001110 00000000000001101 0000000000000
128 : 00000000000000000 00000000000001010 00000000000000010 00000000000000011 00000000000000010 00000000000000011 0000000000000
136 : 00000000000001000 00000000000001001 00000000000001010 00000000000001011 00000000000001100 00000000000001101 0000000000000
144 : 00000000000001000 00000000000001001 00000000000001010 00000000000001011 00000000000001010 00000000000001011 0000000000000
152 : 00000000000001100 000000000000011001 00000000000001101 000000000000011011 00000000000001110 00000000000001101 0000000000000
160 : 00000000000000000 00000000000000001 00000000000000010 00000000000000011 00000000000000010 00000000000000011 0000000000000
168 : 00000000000001000 00000000000001001 00000000000001010 00000000000001011 00000000000001100 00000000000001101 0000000000000
176 : 00000000000001000 00000000000001001 00000000000001010 00000000000001011 00000000000001010 00000000000001011 0000000000000
184 : 00000000000001100 000000000000011001 00000000000001101 000000000000011011 00000000000001110 00000000000001101 0000000000000
192 : 00000000000000000 00000000000000001 00000000000000010 00000000000000011 00000000000000010 00000000000000011 0000000000000
200 : 00000000000001000 00000000000001001 00000000000001010 00000000000001011 00000000000001100 00000000000001101 0000000000000
208 : 00000000000001000 00000000000001001 00000000000001010 00000000000001011 00000000000001010 00000000000001011 0000000000000
216 : 00000000000001100 000000000000011001 00000000000001101 000000000000011011 00000000000001110 00000000000001101 0000000000000
224 : 00000000000000000 00000000000000001 00000000000000010 00000000000000011 00000000000000010 00000000000000011 0000000000000
232 : 00000000000001000 00000000000001001 00000000000001010 00000000000001011 00000000000001100 00000000000001101 0000000000000
240 : 00000000000001000 00000000000001001 00000000000001010 00000000000001011 00000000000001010 00000000000001011 0000000000000
248 : 00000000000001100 000000000000011001 00000000000001101 000000000000011011 00000000000001110 00000000000001101 0000000000000
```

You can check the results both from \$display outputs and wave forms. Now, I will show you \$display outputs to prove my processor. It is more clear.

Now, let's start with first instruction.

1. Loadi

It takes as 1111111111111111 as immediate input and puts it to register 1011. Let's see the result:

```
*
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: 0000000000000010
# Before instruction the target register content: XXXXXXXXXXXXXXXX
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: 1111111111111111
# Before instruction the target register content: 1111111111111111
# Instruction: 000010000001111111111111111100, Raddr: 000, Rdaddr: 010, Rdaddr: 1111, ALURes: 1111111111111111, sRs: 0000000000000000, sRt: 1111111111111111, PC : 0000000000000000, regw:1111111111111111, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:1, aluop: 000,opcode:0000,regdest: 0010,clock:11
# RS register content : 0000000000000000
# RT register content after instruction is done : 1111111111111111
# RD register content after instruction is done : 0001000000000011
# Memory content -if there is a load or store op- after instruction is done : XXXXXXXXXXXXXXXX
#
```

As you see, before instruction occurs the RT content is 0000000000000010 as you can see from the text above. After the instruction, it becomes 1111111111111111. Li instruction runs correctly.

You must consider the first display output for initial register status print since It needs 1 clock. I put a tick on it.

2. Add

It takes register 1011 as RS and register 1011 as RT, adds them and write it to the register 1011. Let's see the result:

```
*
run
# Before instruction, target memory content: 0000000000000000
# Before instruction the target register content: 0000000000000000
# Before instruction the target register content: XXXXXXXXXXXXXXXX
run
# Before instruction, target memory content: 0000000000000000
# Before instruction the target register content: 0000000000000000
# Before instruction the target register content: 0000000000000000
# Instruction: 000000010110110100001000000000, Raddr: 1011, Rdaddr: 1011, Rdaddr: 1011, ALURes: 0000000100000000, sRs: 0000000000000000, sRt: 000000000100000000, PC : 0000000000000001, regw:100000000, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluop: 000,opcode:100000,regdest: 1011,clock:11
# RS register content : 0000000001000000
# RT register content after instruction is done : 0000000001000000
# RD register content after instruction is done : 0000000001000000
# Memory content -if there is a load or store op- after instruction is done : XXXXXXXXXXXXXXXX
#
```

As you see, before instruction occurs RD content is 00000000000100000. After the instruction, it becomes 00000000000100000. It is correct. $32+32=64$. Add instruction runs correctly.

You must consider the first display output for initial register status print since It needs 1 clock. I put a tick on it.

3. Branch Equal (beq)

It takes register 1110 as RS and register 1101 as RT, compares them, and if they are equal, it goes to PC + 1 + branch address(10). In this case, 00000000010000110 and 00000000010000110 is equal (You can check it from below). If you check the instruction list, it must skip 3 instructions 000...0 and 000...0 since branch address is 2 as decimal. As you can see output below, it skips nop instructions successfully. Also you can check the PC value from output. It was 2 before beq instruction, after that it became 5. Branch Equal runs correctly.

```
*
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Instruction: 000100110101000000000000000000, Raddr: 1101, Rdaddr: 1101, Rdaddr: 000, ALURes: 000000000100001100, sRs: 00000000010000110, sRt: 00000000010000110, PC : 0000000000000010, regw:100001100, memtoReg:0, mr:0, mw:0, branch:1, aluSrc:0, aluop: 0
00,opcode:00100,regdest: 1101,clock:11
# RS register content : 00000000010000110
# RT register content after instruction is done : 00000000010000110
# RD register content after instruction is done : 0000000000000000
# Memory content -if there is a load or store op- after instruction is done : 0000000000000000
#
#
run
# Before instruction, target memory content: 00000000000000110
run
# Before instruction, target memory content: 00000000000000110
# Instruction: 000101100101000000000000000000, Raddr: 1100, Rdaddr: 1101, Rdaddr: 000, ALURes: 00000000010000110, sRs: 000000000000000000, sRt: 00000000010000110, PC : 00000000000000101, regw:10000110, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluop: 00
0,opcode:00101,regdest: 1101,clock:11
# RS register content : 0000000000000000
# RT register content after instruction is done : 0000000000000000
# RD register content after instruction is done : 0000000000000000
# Memory content -if there is a load or store op- after instruction is done : 0000000000000010
#
```

Branch (beq)

next ins.

4. Branch Not Equal (bne)

I takes 1100 as RS and 1101 as RT, compares them, and if they are NOT equal, it goes to PC + 1 + branch address(10). In this case, 0000000000100000 and 0001000000000010 is not equal (You can check it from below). If you check the instruction list, it must skip 3 instructions 000...0 and 000...0 since branch address is 2 as decimal. As you can see output below, it skips nop instructions successfully. Also you can check the PC value from output. It was 5 before beq instruction, after that it became 8. Branch Equal runs correctly.

```
# Before instruction, target memory content: 0000000000000010
run
# Before instruction, target memory content: 0000000000000010
# Instruction: 00010110010101000000000000001000, Rsrc: 1101, Rdst: 000, ALURes: 00000000010000110, SRs: 00000000000000000000, SRd: 00000000010000110, PC: 00000000000000101, regw: 10000110, memtoReg:0, mri:0, mwi:0, branch:0, aluSrc:0, aluop: 00
opcode:0101, regdst: 1101, clock 11
# R3 register content : 00000000000000000000
# R3 register content after instruction is done : 00000000010000110
# R4 register content after instruction is done : 00000000000000000000
# Memory content -if there is a load or store op- after instruction is done : 0000000000000010
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: 00010000000000111
# Before instruction the target register content: XXXXXXXXXXXXXXXX
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: 0001000000000010010
# Before instruction the target register content: 0001000000000010010
# Instruction: 0000000001101001011000000110000000, Rsrc: 011, Rdst: 1010, ALURes: 00010000000100010, SRs: 00000000000100000, SRd: 00010000000000000000, PC: 00000000000001000, regw: 1000000100010, memtoReg:0, mri:0, mwi:0, branch:0, aluSrc:0, aluop: 00010000000000000000
opcode:0000, regdst: 011, clock 11
# R3 register content : 00000000000100000
# R3 register content after instruction is done : 00010000000000010
# R4 register content after instruction is done : 00010000000100010
# Memory content -if there is a load or store op- after instruction is done : XXXXXXXXXXXXXXXX
next ins.
```

5. Or

It takes register 011 as RS, register 1010 as RT. And makes OR operation on them. It writes the result to RD register 111. In this case it will make an OR operation on data below:

0000000000100000

0001000000000010

Result must be: 0001000000100010. As you can see output below, it makes the calculation correctly and writes the result to correct address. Or instruction runs correctly.

```
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: 000100000000000111
# Before instruction the target register content: XXXXXXXXXXXXXXXX
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: 00010000000100010
# Before instruction the target register content: 00010000000100010
# Instruction: 00000000110101011000000000000000, Raddr#: 011, Raddr#: 1010, Raddr#: 111, ALURes: 00010000000100010, sRs: 00000000000100000, sRr: 0001000000000001000, PC: 00000000000001000, reg#:1000000100010, memsReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluOp: 101, opcode:00000, regdest: 0111, clock 1
# RD register content : 000000000000000000000000
# RD register content after instruction is done : 000100000000000000010
# RD register content after instruction is done : 0001000000000100010
# Memory content -if there is a load or store op- after instruction is done : XXXXXXXXXXXXXXXX
```

You must consider the first display output for initial register status print since It needs 1 clock. I put a tick on it.

6. Jump (j)

[illegible]

```

# Before instruction, target memory content: 0000000000000000
run
# Before instruction, target memory content: 0000000000000000
# Instruction: 00001000000011000000000000000000, Raddrs: 000, R2addr: 011, ALURes: 0000000000100000, SRs: 0000000000000000, SRs: 0000000000000000, PC: 0000000000000001001, regw:100000, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluop: 000, sp: 0000000000000000
code:00010,regdest: 0011,clock:1
# R3 register content: 00000000000000000000
# R1 register content after instruction is done: 0000000000100000
# RD register content after instruction is done: 0000000000000000
# Memory content -if there is a load or store op- after instruction is done: 0000000000000000
#
#
#
run
# Before instruction, target memory content: 0000000000000001
# Before instruction the target register content: 0000000010000110
# Before instruction the target register content: XXXXXXXXXXXXXXXXXX
run
# Before instruction, target memory content: 0000000000000001
# Before instruction the target register content: 0000000011100001
# Before instruction the target register content: 0000000011100001
# Instruction: 00000100000011011000000000000000, Raddrs: 011, R2addr: 110, ALURes: 0000000011100001, SRs: 0000000100000001, SRs: 0000000000000001100, regw:11100001, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluop: 001
opcode:0000,regdest: 0110,clock:1
# R3 register content: 0000000100000001
# R1 register content after instruction is done: 0000000000100000
# RD register content after instruction is done: 0000000011100001
# Memory content -if there is a load or store op- after instruction is done: XXXXXXXXXXXXXXXXXX

```

You must consider the first display output for initial register status print since It needs 1 clock. I put a tick on it.

7. Subtraction (sub)

It takes register 1000 as RS, register 011 as RT. Then, it subtract reg 011 content from reg 1000 content and writes the result register 110 as RD. In this case, RS content is 0000000100000001, and RT content is 0000000000100000. So, the result must be $255 - 32 = 223$. 223 is 0000000011100001. So, the result is true. Sub instruction runs correctly.

```

run
# Before instruction, target memory content: 0000000000000001
# Before instruction the target register content: 0000000010000110
# Before instruction the target register content: XXXXXXXXXXXXXXXX
run
# Before instruction, target memory content: 0000000000000001
# Before instruction the target register content: 0000000011000001
# Before instruction the target register content: 0000000011000001
# Instruction: 00000010000011011000010001000000, Raddr: 1000, Rtaddr: 011, Rdaddr: 110, ALURes: 0000000011000001, GSR: 0000000100000001, SRt: 00000000000100000, PC : 000000000000001100, regw:11100001, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluop: 001
# opcode: 000000, regdest: 0110, clock 11
# RS register content: 0000000100000001
# RT register content after instruction is done : 0000000001000000
# RD register content after instruction is done : 0000000011000000
# Memory content -if there is a load or store op- after instruction is done : XXXXXXXXXXXXXXXX

```

You must consider the first display output for initial register status print since It needs 1 clock. I put a tick on it.

8. Jump and Link (jal)

This instruction must go the address 00000000000000000000000010000=16. As you can see, it skips the 16. Instruction. Please check the next instruction's PC, jump instruction runs correctly.

```

# Before instruction, target memory content: 0000000000000000
run
# Before instruction, target memory content: 0000000000000000
# Instruction: 00001100000100000000000000000000, Raddr: 000, Rstaddr: 000, ALURes: 0000000000000000, fRs: 0000000000000000, fRt: 0000000000000000, PC: 00000000000001101, regw:0, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluop: 000,opcode: 00011,regdest: 0100,clock :1
# RS register content : 00000000000000000000
# RT register content after instruction is done : 00000000000000000000
# RD register content after instruction is done : 00000000000000000000
# Memory content -if there is a load or store op- after instruction is done : 00000000000000000000

Jal

run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: 0000000001000001
# Before instruction the target register content: XXXXXXXXXXXXXXXX

V

run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: 0000000001000000001
# Before instruction the target register content: 0000000001000000001
# Instruction: 00000001011000100000010001000000, Raddr: 101, Rstaddr: 1001, ALURes: 0000000100000001, fRs: 0000000100000101, fRt: 0000000100000001, PC: 000000000000010000, regw:10000001, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluop: 100,opcode:00000,regdest: 1001,clock :1
# RS register content : 0000000100000101
# RT register content after instruction is done : 0000000100000001
# RD register content after instruction is done : 0000000100000001
# Memory content -if there is a load or store op- after instruction is done : XXXXXXXXXXXXXXXX

Next ins

```

You must consider the first display output for initial register status print since It needs 1 clock. I put a tick on it.

9. And

It takes register 101 as RS, and register 1000 as RT. It makes AND operation on them and writes the result register 1001 as RD. In this case, RS register content is 0000000100000101, RT register content is 0000000100000001.

0000000100000101

0000000100000001

When we apply and operation on data above, result must be 0000000100000001. As you can see, RD content after the instruction occurs, is true. And instruction runs correctly.

```
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXXXXXX
# Before instruction the target register content: 0000000010000001
# Before instruction the target register content: XXXXXXXXXXXXXXXXXXXX
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXXXXXX
# Before instruction the target register content: 0000000010000000
# Before instruction the target register content: 0000000010000001
# Instruction: 0000001010010000000000000000, Raddr: 101, Rdstad: 1000, Rdstad: 1000, Rdaddr: 1001, ALURes: 000000001000000001, $Ra: 000000001000000101, $Rt: 000000001000000001, PC: 000000000000100000, regw:1000000001, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluop: 1
00,opcode:100000,register: 1001,clock: 1
# RS register content: 0000000000000001
# RT register content after instruction is done : 000000001000000001
# RD register content after instruction is done : 000000001000000001
# Memory content -if there is a load or store op- after instruction is done : XXXXXXXXXXXXXXXXXXXX
```

You must consider the first display output for initial register status print since It needs 1 clock. I put a tick on it.

10. And Immediate

It takes register 1000 as RS. Its content is 0000000100000001. Instruction is 00110010001000100110011001111100. Its Immediate part is 1001100110011111. So, when we apply an AND operation on them:

0000000100000001

1001100110011111

The result must be 0000000100000001 and it must be written to the RT register. RT register content after instruction is done is: 0000000100000001. You can check it below. And Immediate instruction runs correctly.

```
#
run
# Before instruction, target memory content: XXXXXXXXXXXX
# Before instruction the target register content: 0000000100000001
# Before instruction the target register content: XXXXXXXXXXXX
run
# Before instruction, target memory content: XXXXXXXXXXXX
# Before instruction the target register content: 0000000100000001
# Before instruction the target register content: 0000000100000001
# Instruction: 00110010001000100110011001111100, Rdaddr: 1000, Rdaddr: 1001, ALURes: 0000000100000001, #Rs: 0000000100000001, #Rt: 0000000100000001, PC : 0000000000001001, regw:10000001, memtoReg:0, mcr:0, mwr:0, branch:0, aluSrc:r1, aluop:
100,opcode:01100,regdest: 1000,clock :1
# RS register content : 0000000100000001
# RT register content after instruction is done : 0000000100000001
# RD register content after instruction is done : 0000000100000001
# Memory content -if there is a load or store op- after instruction is done : XXXXXXXXXXXX
```

You must consider the first display output for initial register status print since It needs 1 clock. I put a tick on it.

12 Or Immediate

It takes register 101 as RS. Instruction is 0011010101010111111011001110000. So, immediate field is 1111101100111100. RS content is 0000000100000101 before instruction. Now, we will apply an OR operation on them.

0000000100000101

1111101100111100

The or result is: 1111101100111101

You see the result as 1111101100111101. So, Or Immediate runs correctly. (In the screenshot below RS seems to be changed but if you check the instruction RS and RT address are same. So, since RT is changed RS seems to be changed.)

```
#
run
# Before instruction, target memory content: XXXXXXXXXXXX
# Before instruction the target register content: 0000000100000101
# Before instruction the target register content: XXXXXXXXXXXX
run
# Before instruction, target memory content: XXXXXXXXXXXX
# Before instruction the target register content: 1111101100111101
# Before instruction the target register content: 1111101100111101
# Instruction: 0011010101010111111011001110000, Rdaddr: 101, Rdaddr: 101, ALURes: 1111101100111101, #Rs: 1111101100111101, #Rt: 1111101100111101, PC : 0000000000010010, regw:1111101100111101, memtoReg:0, mcr:0, mwr:0, branch:0, aluSrc:r1,
op: 101,opcode:01101,regdest: 0101,clock :1
# RS register content : 1111101100111101
# RT register content after instruction is done : 1111101100111101
# RD register content after instruction is done : 00010000000000111
# Memory content -if there is a load or store op- after instruction is done : XXXXXXXXXXXX
```

You must consider the first display output for initial register status print since It needs 1 clock. I put a tick on it.

13. Add Immediate

It takes register 100 as RS. Instruction is 00100001000100100100000000000000. So, immediate field is 1001000000. RS content is 0000000000000000 before instruction. RS Content + 1001000000000000 is 1001000000000000. So, Add Immediate runs correctly. (In the screenshot below RS seems to be changed but if you check the instruction RS and RT address are same. So, since RT is changed RS seems to be changed.

```
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: 0000000010000110
# Before instruction the target register content: XXXXXXXXXXXXXXXX
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: 1001000000000000
# Before instruction the target register content: 1001000000000000
# Instruction: 00100001000100100100000000000000, Raddr: 0100, Rtdaddr: 1110, Rdaddr: 1001, ALURes: 1001000000000000, $Rs: 0000000000000000, $Rt: 1001000000000000, PC : 0000000000010011, regw:1001000000000000, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:1, aluop: 000,opcode:01000,regdest: 1110,clock :1
# RS register content : 0000000000000000
# RT register content after instruction is done : 1001000000000000
# RD register content after instruction is done : 0000000010000001
# Memory content -if there is a load or store op- after instruction is done : XXXXXXXXXXXXXXXX
```

You must consider the first display output for initial register status print since It needs 1 clock. I put a tick on it.

14. Load Word

It takes register 011 as RS. The instruction is 10001100110010000000000000000000. So, immediate field is 0. Hence, it goes to address (content of RS=0000000000100000 + 0). It takes that value and put it to register 010 as RT. As you see in data text file and the output below, 32. Data of main memory is 16'd0. It takes it and put the RT. You can check the screenshot below. register is updated. RT address 010 is become 16'd0. So, Load Word runs correctly.

```
run
# Before instruction, target memory content: 0000000000000000
# Before instruction the target register content: 1111111111111111
# Before instruction the target register content: 1111111111111111
run
# Before instruction, target memory content: 0000000000000000
# Before instruction the target register content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: XXXXXXXXXXXXXXXX
# Instruction: 10001100110010000000000000000000, Raddr: 011, Rtdaddr: 010, Rdaddr: 000, ALURes: 0000000000010000, $Rs: 0000000000010000, $Rt: 0000000000000000, PC : 0000000000010100, regw:0, memtoReg:1, mr:1, mw:0, branch:0, aluSrc:1, aluop: 000,opcode:0101,clock :1
# RS register content : 0000000000010000
# RT register content after instruction is done : 0000000000000000
# RD register content after instruction is done : 0000000000000000
# Memory content -if there is a load or store op- after instruction is done : 0000000000000000
```

You must consider the first display output for initial register status print. I put a tick on it.

15. Store Word

It takes register 011 RS as 0000000000100000. And it takes register 011 RT as 0000000000100000. After that, it will add immediate field to the RS content, then it writes the RT content to the RS content + immediate address. Instruction is 10101100110011000000000000000000. Immediate field is 0. It must take RT content 0000000000100000 and write it to the memory content. As you can see the result, memory content is updated as 0000000000100000. So, store word runs correctly. As I told you initially, you can check it from the final waves of memory content.

```
run
# Before instruction, target memory content: 0000000000000000
run
# Before instruction, target memory content: 0000000000100000
# Instruction: 10101100110011000000000000000000, Raddr: 011, Rtdaddr: 000, ALURes: 0000000000010000, $Rs: 0000000000010000, $Rt: 0000000000010101, PC : 0000000000010101, regw:100000, memtoReg:0, mr:1, mw:1, branch:0, aluSrc:1, aluop: 000,opcode:01011,clock :1
# RS register content : 0000000000010000
# RT register content after instruction is done : 0000000000010000
# RD register content after instruction is done : 0000000000000000
# Memory content -if there is a load or store op- after instruction is done : 0000000000010000
```

You must consider the first display output for initial register status print since It needs 1 clock. I put a tick on it.

15. Shift Left Logical

It takes register 011 as RT. Its content is 0000000000100000. Instruction is 00000000000011001100100000000000. So, shamt field is 0010. It must be shifted 2 bit towards left. And we check the RD register content after instruction is done, we see 0000000010000000. Result is true. Shift Left Logical runs correctly.

```
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: 0000000010000000
# Before instruction the target register content: 0000000010000000
# Instruction: 00000000000011001100100000000000, Raddr: 0000, Raddr: 0011, Rdaddr: 0011, ALURes: 0000100000000000, $Rs: 0000000000000000, $Rt: 0000001000000000, PC : 0000000000010110, regw:100000000000, memtoReg:0, mr:0, mw:0, branch
: 011,opcode:00000,regdest: 0011,clock:1
# RS register content : 0000000000000000
# RT register content after instruction is done : 0000001000000000
# RD register content after instruction is done : 0000001000000000
# Memory content -if there is a load or store op- after instruction is done : XXXXXXXXXXXXXXXX
```

16. Shift Right Logical

It takes register 1010 as RT. Its content is 0010000000000100. Instruction is 000000000001010101000010000001000. So, shamt field is 0001. It must be shifted 1 bit towards right. And we check the RD register content after instruction is done, we see 0000100000000001. Result is true. Shift Right Logical runs correctly.

```
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: 0001000000000001
# Before instruction the target register content: 0001000000000001
# Instruction: 000000000001010101000010000001000, Raddr: 0000, Raddr: 1010, Rdaddr: 1010, ALURes: 0000010000000000, $Rs: 0000000000000000, $Rt: 0000010000000000, PC : 0000000000001011, regw:1000000000, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluop:
: 111,opcode:10000,regdest: 1010,clock:1
# RS register content : 0000000000000000
# RT register content after instruction is done : 0000010000000000
# RD register content after instruction is done : 0000010000000000
# Memory content -if there is a load or store op- after instruction is done : XXXXXXXXXXXXXXXX
```

17. Set Less Than

It takes the register 010 as RS. And register 011 as RT. It compares them, if RS content < RT content result is 1, otherwise result is 0. Result will be written to register 1100 as RD.

RS content = 0000000000000000

RT content = 0000000010000000

As you see, RS<RT. So, output must be 1, and Register RD is updated as xx..x1. So, Set Less Than runs correctly

```
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: 0000000000000000
# Before instruction the target register content: XXXXXXXXXXXXXXXX
run
# Before instruction, target memory content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: XXXXXXXXXXXXXXXX
# Before instruction the target register content: XXXXXXXXXXXXXXXX
# Instruction: 000000010001100000001010100000, Raddr: 010, Rdaddr: 1100, ALURes: XXXXXXXXXXXXXXXX, $Rs: 0000000000000000, $Rt: 0000001000000000, PC : 0000000000001100, regw:1, memtoReg:0, mr:0, mw:0, branch:0, aluSrc:0, aluop:
=:10000,regdest: 1100,clock:1
# RS register content : 0000000000000000
# RT register content after instruction is done : 0000001000000000
# RD register content after instruction is done : XXXXXXXXXXXXXXXX
# Memory content -if there is a load or store op- after instruction is done : XXXXXXXXXXXXXXXX
```

You must consider the first display output for initial register status print. I put a tick on it.