

EE447 PRELIM4

EFE BERKAY YITIM 2305761


Q1) DUTY CYCLE 5.88%




DUTY CYCLE 20%



DUTY CYCLE 50%



DUTY CYCLE 93.75%



C:\Users\EfePC\Desktop\LAB\LW4\Q1\main.s

```
MAIN OF THE Q1
3
   4
5
              DIRECTIVE VALUE
                                     COMMENT
   ;LABEL
6
              AREA main, CODE, READONLY,
                                   ALIGN=2
7
              THUMB
8
                     PULSE INIT
9
              IMPORT
10
              EXPORT
                       __main
11
12
              PROC
13
   __main
14
                    PULSE_INIT
              _{\mathrm{BL}}
15
  LOOP
              WFI
                    LOOP
16
17
18
              ENDP
19
              END
20
```

```
PULSE OF THE Q1
    4
 5
    ; Pulse.s
 6
    ; Routine for creating a pulse train using interrupts
    ; This uses Channel O, and a 1MHz Timer Clock ( TAPR = 15 )
    ; Uses Timer1A to READ EDGES on PB4
10
    ; Nested Vector Interrupt Controller registers
11
    NVIC ENO
12
                        EQU 0xE000E100; IRQ 0 to 31 Set Enable Register
    NVIC PRI4
                        EQU 0xE000E410 ; IRQ 16 to 19 Priority Register
13
14
15
    ; 16/32 Timer Registers
  TIMERO CFG
  TIMERO TAMR
EQU 0x40031004

TIMERO CTL
EQU 0x4003100C

TIMERO IMR
EQU 0x40031018

TIMERO RIS
EQU 0x4003101C; Timer Interrupt Status

TIMERO ICR
EQU 0x40031024; Timer Interrupt Clear

TIMERO TAILR
EQU 0x40031028; Timer interval

TIMERO TAPR
EQU 0x40031038

TIMERO TAR
EQU 0x40031040; Timer interval
16
                        EQU 0x40031000
17 TIMERO TAMR
18 TIMERO CTL
19
20 TIMERO_RIS
21 TIMERO_ICR
22
23
                        EQU 0x40031048; Timer register
24
    TIMERO TAR
25
26
    ;GPIO Registers
                      EQU 0x40025010; Access BIT2 EQU 0x40025400; Port Direction
   GPIO PORTF DATA
27
28 GPIO PORTF DIR
   GPIO_PORTF_AFSEL EQU 0x40025420 ; Alt Function enable
29
30 GPIO PORTF DEN
                       EQU 0x4002551C; Digital Enable
    GPIO PORTF AMSEL EQU 0x40025528; Analog enable
31
    GPIO PORTF PCTL
                        EQU 0x4002552C ; Alternate Functions
33
34
   ;System Registers
3.5
   SYSCTL RCGCGPIO EQU 0x400FE608; GPIO Gate Control
    SYSCTL RCGCTIMER EQU 0x400FE604; GPTM Gate Control
36
37
38
39
                        EQU 0x00000100
40
    HIGH
                        EQU 0x00000040
41
42
43
                AREA
                        routines, CODE, READONLY
44
                 THUMB
                 EXPORT My TimerOA Handler
                EXPORT PULSE INIT
47
     ;-----
48
49
    My_TimerOA_Handler PROC
50
                         ; . . .
51
                                R10,#1
                         ADD
52
                         CMP
                                R10,#1
                                 HIGHX
53
                         BEQ
54
55
    LOWX
                         LDR RO, =GPIO PORTF DATA
                         LDR R1, [R0]
56
                         MOV R1,#0
57
58
                         STR R1, [R0]
59
                         LDR R1, =TIMER0_TAILR ; initialize match clocks
                         LDR R2, =LOW
                         STR R2, [R1]
                         MOV R10,#0
63
                         B EXIT
64
6.5
    HIGHX
                         LDR R0, =GPIO_PORTF_DATA
66
                         LDR R1, [R0]
67
                         MOV R1, #4
                         STR R1, [R0]
69
                         LDR R1, =TIMERO TAILR ; initialize match clocks
70
                         LDR R2, =HIGH
71
                         STR R2, [R1]
72
                           EXIT
```


```
LDR R0, =TIMER0 ICR
      EXIT
 75
                           ORR R1, #0X01
 76
                           STR R1, [R0]
 77
                           BX LR
 78
                           ENDP
 79
 80
 81
      PULSE INIT PROC
 82
                  LDR R1, =SYSCTL RCGCGPIO ; start GPIO clock
                  LDR R0, [R1]
 83
 84
                  ORR R0, R0, \#0x20; set bit 5 for port F
                  STR R0, [R1]
 8.5
                  NOP; allow clock to settle
 86
 87
                  NOP
 88
                  NOP
                  LDR R1, =GPIO PORTF DIR; set direction of PF2
 90
                  LDR R0, [R1]
 91
                  ORR R0, R0, \#0x04; set bit2 for output
                  STR R0, [R1]
 92
 93
                  LDR R1, =GPIO PORTF AFSEL; regular port function
 94
                  LDR R0, [R1]
 95
                  BIC R0, R0, \#0\times04
 96
                  STR R0, [R1]
 97
                  LDR R1, =GPIO_PORTF_PCTL ; no alternate function
                  LDR R0, [R1]
 98
                  BIC RO, RO, #0x00000F00
 99
                  STR R0, [R1]
100
                  LDR R1, =GPIO PORTF AMSEL ; disable analog
101
102
                  MOV R0, #0
103
                  STR R0, [R1]
104
                  LDR R1, =GPIO PORTF DEN ; enable port digital
105
                  LDR R0, [R1]
                  ORR R0, R0, \#0\times04
106
107
                  STR R0, [R1]
108
109
                  LDR R1, =SYSCTL RCGCTIMER; Start Timer0
110
                  LDR R2, [R1]
                   ORR R2, R2, #0x01
111
112
                   STR R2, [R1]
113
                  NOP ; allow clock to settle
114
                  NOP
115
                  NOP
116
                  LDR R1, =TIMERO CTL; disable timer during setup LDR R2, [R1]
117
                  BIC R2, R2, \#0\times01
                  STR R2, [R1]
118
119
                  LDR R1, =TIMERO CFG; set 16 bit mode
120
                  MOV R2, \#0\times04
                  STR R2, [R1]
121
122
                  LDR R1, =TIMER0_TAMR
123
                  MOV R2, \#0\times02; set to periodic, count down
124
                  STR R2, [R1]
                  LDR R1, =TIMERO_TAILR ; initialize match clocks
125
126
                  LDR R2, =LOW
127
                  STR R2, [R1]
128
                  LDR R1, =TIMER0 TAPR
                  MOV R2, \#15; divide clock by 16 to
129
130
                  STR R2, [R1]; get lus clocks
131
                  LDR R1, =TIMER0_IMR ; enable timeout interrupt
132
                  MOV R2, \#0x01
133
                  STR R2, [R1]
134 ; Configure interrupt priorities
135 ; TimerOA is interrupt #19.
ightharpoonup 136 ; Interrupts 16-19 are handled by NVIC register PRI4.
137
     ; Interrupt 19 is controlled by bits 31:29 of PRI4.
138
     ; set NVIC interrupt 19 to priority 2
139
                  LDR R1, =NVIC_PRI4
140
                  LDR R2, [R1]
                   AND R2, R2, \#0x00FFFFFFF; clear interrupt 19 priority
141
142
                   ORR R2, R2, \#0x40000000; set interrupt 19 priority to 2
                   STR R2, [R1]
143
144 ; NVIC has to be enabled
```

C:\Users\EfePC\Desktop\LAB\LW4\Q1\Pulse.s


```
; Interrupts 0-31 are handled by NVIC register ENO
      ; Interrupt 19 is controlled by bit 19
147
      ; enable interrupt 19 in NVIC
148
                  LDR R1, =NVIC_EN0
                  MOVT R2, \#0x08; set bit 19 to enable interrupt 19
149
150
                   STR R2, [R1]
151
     ; Enable timer
152
                  LDR R1, =TIMER0_CTL
                  LDR R2, [R1] ORR R2, R2, \#0x03; set bit0 to enable
153
154
155
                   STR R2, [R1]; and bit 1 to stall on debug
156
                  BX LR ; return
157
                  ENDP
                  END
158
```

Q2) R0=PERIOD, R1=DUTY CYCLE, R7=PULSE WIDTH, WE SHOULD DIVIDE R0 AND R7 BY 16 TO GET THE CORRECT RESULT IN NANOSECONDS BECAUSE PULSE IS 1MHZ. (SHIFT 1 BYTE RIGHT)


TEST1 %20 DUTY CYCLE, LOW = 0X00000100, HIGH=0X00000040



TEST2 %50 DUTY CYCLE, LOW = HIGH = 0X00000100



TEST3 %80 DUTY CYCLE, LOW = 0X00000100, HIGH = 0X00000400



```
MAIN OF THE Q2
3
    4
5
                    DIRECTIVE VALUE
    ;LABEL
                                                   COMMENT
                    AREA main, CODE,
6
                                      READONLY,
                                                  ALIGN=2
7
                    THUMB
8
9
                                PULSE INIT
                    IMPORT
10
                    IMPORT
                                EDGE TIMER
                                \underline{\hspace{0.1cm}}main
11
                    EXPORT
12
    TIMER1 ICR
                    EQU 0x40031024 ; Timer Interrupt Clear
13
                 EQU 0x4003101C; Timer Interrupt Status
   TIMER1 RIS
14
15
   GPIO PORTB DATA EQU 0x40005040 ; Access BIT4
   TIMER1 TAR EQU 0x40031048; Timer register
16
17
   ;R5 KACINCI EDGE
18
   ;R6 BIR ONCEKI TIME
19
   ;R7 HIGH = PULSE WIDTH
20
   ;R8 LOW
   ;R0 PERIOD
21
22
    ;R1 DUTY CYCLE
23
24
    __main
25
                    PROC
26
                    _{\mathrm{BL}}
                            PULSE INIT
                            EDGE_TIMER
27
                    BL
28
                    MOV
                            R5, #0
                                            ; KACINCI EDGE OLDUGUNU ANLAYACAGIZ
29
   LOOP
30
                    LDR
                            R1,=TIMER1_RIS
31
                            R0,[R1]
                    LDR
32
                    CMP
                            R0,#0X04
33
                    BNE
                            LOOP
34
35
                    LDR
                            R1, =TIMER1 ICR
36
                    LDR
                            R0,[R1]
37
                    ORR
                            R0,#0X04
38
                    STR
                            R0,[R1]
39
40
                    LDR
                            R1,=GPIO PORTB DATA
41
                    LDR
                            R0,[R1]
42
                    LSR
                            R0, #4
43
44
                    ADD
                            R5,#1
                    CMP
                           R5,#1
45
                    BEQ
                            FIRST
47
                    CMP
                            R5, #2
48
                    BEQ
                            SECOND
49
                            THIRD
                    В
50
                    LDR
51
    FIRST
                           R1,=TIMER1_TAR
52
                    LDR
                            R6,[R1]
53
                            FINISH
54
55
56
57
    SECOND
                    LDR
                            R1,=TIMER1 TAR
58
                    LDR
                            R2,[R1]
59
                    CMP
                            R0,#0
60
                    BEQ
                            POSEDGE
                    В
                            NEGEDGE
62
63
64
65
    THIRD
                    LDR
                            R1,=TIMER1_TAR
66
                    LDR
                            R2,[R1]
67
                    CMP
                            R0,#0
68
                    BEQ
                            POSEDGE
69
                    В
                            NEGEDGE
70
71
72
```

C:\Users\EfePC\Desktop\LAB\LW4\Q2\main.s

```
73
 74
      POSEDGE
                        SUB
                                R7, R6, R2
 75
                        CMP
                                R6, R2
 76
                        CPYHI
                                R6, R2
 77
                        BHI
                                EXIT
 78
                        SUB
                                R7, R2, R6
 79
                        LDR
                                R0,=0X10000 ; FULL CYCLE
 80
                        ADD
                                R7, R0
 81
                        CPY
                                R6, R2
 82
                        В
                                EXIT
 83
 84
 85
 86
      NEGEDGE
                        SUB
                                R8, R6, R2
 87
                        CMP
                                R6, R2
 88
                        CPYHI
                                R6, R2
 89
                        BHI
                                EXIT
 90
                        SUB
                                R8, R2, R6
 91
                        LDR
                                R0,=0X10000 ; FULL CYCLE
                                R8,R0
 92
                        ADD
 93
                        CPY
                                R6,R2
 94
                        В
                                EXIT
 95
 96
      CALC
                        ADD
                                R0,R7,R8
                                                  ; PERIOD
 97
                        ;MOV
                                    R3,#625
 98
                        ; MOV
                                     R4,#10
 99
                        ; MUL
                                    R2,R3
100
                                                  ; PERIOD IN NANOSECONDS
                        ;UDIV
                                R2,R4
101
102
                        ; CPY
                                     R0, R7
                                                      ; PULSE WIDTH
103
                        ;MUL
                                    RO,R3
104
                        ;UDIV
                                RO,R4
                                                  ; PULSE WIDTH IN NANOSECONDS
105
                        ;R7
                                                  ; PULSE WIDTH
106
107
                        MOV
                                R1,#100
108
                        MUL
                                R1,R7
109
                                R8,R7
                        ADD
110
                        UDIV
                                R1,R8
                                                  ; DUTY CYCLE
111
                        MOV
                                R5,#0
112
                        MOV
                                R6,#0
                                R7,#0
113
                        MOV
                        MOV
                                R8,#0
114
115
                        В
                                FINISH
116
117
118
     EXIT
                        CMP
                                R5,#0X03
119
                        BEQ
                                CALC
120
     FINISH
                        LDR
                                RO, =TIMER1 ICR
                                R1,#0X04
121
                                                      ;CLEAR BIT2, BECAUSE CAPTURE MODE
                        ORR
122
                        STR
                                R1,[R0]
123
124
                                LOOP
                        В
125
126
                        ENDP
127
                        END
128
```

```
PULSE OF THE Q2
   4
5
   ; Pulse.s
6
   ; Routine for creating a pulse train using interrupts
    ; This uses Channel O, and a 1MHz Timer Clock ( TAPR = 15 )
    ; Uses Timer1A to READ EDGES on PB4
10
   ; Nested Vector Interrupt Controller registers
11
   NVIC ENO
12
                    EQU 0xE000E100; IRQ 0 to 31 Set Enable Register
   NVIC PRI4
                    EQU 0xE000E410 ; IRQ 16 to 19 Priority Register
13
14
15
   ; 16/32 Timer Registers
  TIMERO CFG
16
                    EQU 0x40030000
17 TIMERO TAMR
18 TIMERO CTL
19
20 TIMERO_RIS
21 TIMERO_ICR
22
23
                    EQU 0x40030048 ; Timer register
24
   TIMERO TAR
25
26
   ;GPIO Registers
                  EQU 0x40025010; Access BIT2 EQU 0x40025400; Port Direction
  GPIO PORTF DATA
27
28 GPIO PORTF DIR
  GPIO_PORTF_AFSEL EQU 0x40025420 ; Alt Function enable
29
  GPIO PORTF DEN
30
                   EQU 0x4002551C; Digital Enable
   GPIO PORTF AMSEL EQU 0x40025528; Analog enable
31
   GPIO PORTF PCTL
                    EQU 0x4002552C ; Alternate Functions
33
34
   ;System Registers
3.5
   SYSCTL RCGCGPIO EQU 0x400FE608; GPIO Gate Control
   SYSCTL RCGCTIMER EQU 0x400FE604; GPTM Gate Control
36
37
38
39
                    EQU 0x00000100
40
   HIGH
                    EQU 0x00000040
41
42
43
              AREA
                    routines, CODE, READONLY
44
              THUMB
              EXPORT My TimerOA Handler
              EXPORT PULSE INIT
47
    ;-----
48
49
   My_TimerOA_Handler PROC
50
                     ; . . .
51
                           R10,#1
                     ADD
52
                     CMP
                           R10,#1
                           HIGHX
53
                     BEQ
54
55
   LOWX
                     LDR RO, =GPIO PORTF DATA
                     LDR R1, [R0]
56
                     MOV R1,#0
57
58
                     STR R1, [R0]
59
                     LDR R1, =TIMER0_TAILR ; initialize match clocks
                     LDR R2, =LOW
                     STR R2, [R1]
                     MOV R10,#0
63
                     B EXIT
64
6.5
   HIGHX
                     LDR R0, =GPIO_PORTF_DATA
66
                     LDR R1, [R0]
67
                     MOV R1, #4
                     STR R1, [R0]
69
                     LDR R1, =TIMERO TAILR ; initialize match clocks
70
                     LDR R2, =HIGH
71
                     STR R2, [R1]
72
                       EXIT
```

```
EXIT
                           LDR RO, =TIMERO ICR
 75
                           ORR R1, #0X01
 76
                           STR R1, [R0]
 77
                           BX LR
 78
                           ENDP
 79
 80
 81
      PULSE INIT PROC
 82
                  LDR R1, =SYSCTL RCGCGPIO ; start GPIO clock
                  LDR R0, [R1]
 83
 84
                  ORR R0, R0, \#0x20; set bit 5 for port F
                  STR R0, [R1]
 8.5
                  NOP; allow clock to settle
 86
 87
                  NOP
 88
                  NOP
                  LDR R1, =GPIO PORTF DIR; set direction of PF2
 90
                  LDR R0, [R1]
 91
                  ORR R0, R0, \#0x04; set bit2 for output
                  STR R0, [R1]
 92
 93
                  LDR R1, =GPIO PORTF AFSEL; regular port function
 94
                  LDR R0, [R1]
 95
                  BIC R0, R0, \#0\times04
 96
                  STR R0, [R1]
 97
                  LDR R1, =GPIO_PORTF_PCTL ; no alternate function
                  LDR R0, [R1]
 98
                  BIC RO, RO, #0x00000F00
 99
                  STR R0, [R1]
100
                  LDR R1, =GPIO PORTF AMSEL ; disable analog
101
102
                  MOV R0, #0
103
                  STR R0, [R1]
104
                  LDR R1, =GPIO PORTF DEN ; enable port digital
105
                  LDR R0, [R1]
                  ORR R0, R0, \#0\times04
106
107
                  STR R0, [R1]
108
109
                  LDR R1, =SYSCTL RCGCTIMER; Start Timer0
110
                  LDR R2, [R1]
                   ORR R2, R2, #0x01
111
112
                   STR R2, [R1]
113
                  NOP ; allow clock to settle
114
                  NOP
115
                  NOP
116
                  LDR R1, =TIMERO CTL; disable timer during setup LDR R2, [R1]
117
                  BIC R2, R2, \#0\times01
                  STR R2, [R1]
118
119
                  LDR R1, =TIMERO CFG; set 16 bit mode
120
                  MOV R2, \#0\times04
                  STR R2, [R1]
121
122
                  LDR R1, =TIMER0_TAMR
123
                  MOV R2, \#0\times02; set to periodic, count down
124
                  STR R2, [R1]
                  LDR R1, =TIMERO_TAILR ; initialize match clocks
125
126
                  LDR R2, =LOW
127
                  STR R2, [R1]
128
                  LDR R1, =TIMER0 TAPR
                  MOV R2, \#15; divide clock by 16 to
129
130
                  STR R2, [R1]; get lus clocks
131
                  LDR R1, =TIMER0_IMR ; enable timeout interrupt
132
                  MOV R2, \#0x01
133
                  STR R2, [R1]
134 ; Configure interrupt priorities
135 ; TimerOA is interrupt #19.
ightharpoonup 136 ; Interrupts 16-19 are handled by NVIC register PRI4.
137
     ; Interrupt 19 is controlled by bits 31:29 of PRI4.
138
     ; set NVIC interrupt 19 to priority 2
139
                  LDR R1, =NVIC_PRI4
140
                  LDR R2, [R1]
                   AND R2, R2, \#0x00FFFFFFF; clear interrupt 19 priority
141
142
                   ORR R2, R2, \#0x40000000; set interrupt 19 priority to 2
                   STR R2, [R1]
143
144 ; NVIC has to be enabled
```

C:\Users\EfePC\Desktop\LAB\LW4\Q2\Pulse.s

```
; Interrupts 0-31 are handled by NVIC register ENO
      ; Interrupt 19 is controlled by bit 19
147
      ; enable interrupt 19 in NVIC
148
                  LDR R1, =NVIC_EN0
                  MOVT R2, \#0x08; set bit 19 to enable interrupt 19
149
150
                   STR R2, [R1]
151
     ; Enable timer
152
                  LDR R1, =TIMER0_CTL
                  LDR R2, [R1] ORR R2, R2, \#0x03; set bit0 to enable
153
154
155
                   STR R2, [R1]; and bit 1 to stall on debug
156
                  BX LR ; return
157
                  ENDP
                  END
158
```

```
EDGE TIMER OF THE Q2
    4
5
   ; edgeTimer.s
   ; Uses Timer1A to COUNT EDGES on PB4
6
8
    ; Nested Vector Interrupt Controller registers
9
    NVIC_EN0
NVIC_PRI5
10
                     EQU 0xE000E100; IRQ 0 to 31 Set Enable Register
11
                    EQU 0xE000E414 ; IRQ 16 to 19 Priority Register
12
13
   ; 16/32 Timer Registers
   TIMER1 CFG
14
                EQU 0x40031004
                    EQU 0x40031000
  15
16
17
18 TIMER1 RIS
19
2.0
21
                    EQU 0x40031048 ; Timer register
22
   TIMER1 TAR
23
24
   ;GPIO Registers
                   EQU 0x40005040 ; Access BIT4
EQU 0x40005400 ; Port Direction
25
   GPIO PORTB DATA
  GPIO_PORTB_DIR
26
   27
28
  GPIO_PORTB_AMSEL EQU 0x40005528 ; Analog enable GPIO_PORTB_PCTL EQU 0x4000552C ; Alternate Functions GPIO_PORTB_PDR EQU 0x40005514 ; PULL DOWN REGISTER
29
30
31
32
33
34
   ;System Registers
3.5
   SYSCTL RCGCGPIO EQU 0x400FE608; GPIO Gate Control
   SYSCTL RCGCTIMER EQU 0x400FE604; GPTM Gate Control
36
37
38
39
                    EQU 0x00000100
                    EQU 0x0000040
40
    HIGH
41
42
                    routines, CODE, READONLY
43
              AREA
44
              THUMB
              ; EXPORT My Timer1A Handler
              EXPORT EDGE TIMER
47
   ;-----
48
49
    ;My Timer1A Handler PROC
50
51
52
53
54
55
                    LDR R0,=TIMER1 ICR
56
   ;EXIT
57
                     ORR R1,#0X04
                                          ;CLEAR BIT2, BECAUSE CAPTURE MODE
58
                     STR R1, [R0]
                     BX LR
59
60
                     ENDP
61
62
63
    EDGE TIMER PROC
              LDR R1, =SYSCTL_RCGCGPIO ; start GPIO clock
64
6.5
              LDR R0, [R1]
66
              ORR R0, R0, \#0x02; set bit 1 for port B
67
              STR R0, [R1]
              NOP ; allow clock to settle
69
              NOP
70
71
              LDR R1, =GPIO PORTB DIR; set direction of PB4
              LDR R0, [R1]
72
```


C:\Users\EfePC\Desktop\LAB\LW4\Q2\edgeTimer.s


```
BIC RO, RO, #0x10; SET BIT4 AS INPUT
 74
                  STR R0, [R1]
 75
                  LDR R1, =GPIO PORTB AFSEL ; ALTERNATE PB4
 76
                  LDR R0, [R1]
 77
                  ORR R0, R0, \#0x10; PB4
 78
                  STR R0, [R1]
 79
                  LDR R1, =GPIO PORTB PCTL ; ALTERNATE PB4
 80
                  LDR R0, [R1]
 81
                  ORR RO, RO, #0x00070000 ; PB4
 82
                  STR R0, [R1]
 83
                  LDR R1, =GPIO PORTB AMSEL; disable analog
 84
                  MOV R0, #0
                  STR R0, [R1]
 8.5
                  LDR R1, =GPIO_PORTB_DEN ; enable port digital
 86
 87
                  LDR R0, [R1]
                  ORR R0, R0, #0x10
 88
 89
                  STR R0, [R1]
 90
                  LDR R1, =GPIO PORTB PDR ; PULL DOWN PB4
 91
                  LDR R0, [R1]
 92
                  ORR R0, #0X10
 93
                  STR R0, [R1]
 94
 95
                  LDR R1, =SYSCTL_RCGCTIMER; Start Timer1
 96
                  LDR R2, [R1]
                  ORR R2, R2, #0x02
 97
 98
                  STR R2, [R1]
 99
                  NOP; allow clock to settle
100
                  NOP
101
                  NOP
102
                 LDR R1, =TIMER1 CTL; disable timer during setup
103
                 LDR R2, [R1]
104
                 BIC R2, R2, #0x01
105
                  STR R2, [R1]
                  LDR R1, =TIMER1_CFG; set 16 bit mode
106
107
                 MOV R2, \#0x04
108
                  STR R2, [R1]
                  LDR R1, =TIMER1_TAMR
109
110
                  MOV R2, \#0x07; CAPTURE, EDGE TIME, COUNT DOWN 00111
111
                  STR R2, [R1]
112
                  LDR R1, =TIMER1 TAILR ; initialize match clocks
                  LDR R2, =0XFFFF
113
                  STR R2, [R1]
114
                  ;LDR R1, =TIMER1 TAPR
115
116
                  ;MOV R2, #15 ; divide clock by 16 to
117
                  ;STR R2, [R1] ; get lus clocks
                  ;LDR R1, =TIMER1 IMR ; enable timeout interrupt
118
119
                  ;MOV R2, #0x01
120
                  ;STR R2, [R1]
121 ; Configure interrupt priorities
122 ; TimerOA is interrupt #19.
123
    ; Interrupts 16-19 are handled by NVIC register PRI4.
124
    ; Interrupt 19 is controlled by bits 31:29 of PRI4.
     ; set NVIC interrupt 19 to priority 2
125
126
                  ;LDR R1, =NVIC PRI5
                  ;LDR R2, [R1]
127
128
                  ;AND R2, R2, #0xFFFF00FF; clear interrupt 21 priority
129
                  ;ORR R2, R2, #0x00004000 ; set interrupt 21 priority to 2
130
                  ;STR R2, [R1]
131 ; NVIC has to be enabled
132
    ; Interrupts 0-31 are handled by NVIC register ENO
133 ; Interrupt 19 is controlled by bit 19
134 ; enable interrupt 19 in NVIC
135
                  ;LDR R1, =NVIC EN0
136
                  ;MOVT R2, #0x20 ; set bit 21 to enable interrupt 21
137
                  ;STR R2, [R1]
138
    ; Enable timer
139
                  LDR R1, =TIMER1 CTL
140
                  LDR R2, [R1]
141
                  ORR R2, R2, \#0x0F; set bit0 to enable
142
                  STR R2, [R1]; and bit 1 to stall on debug, SET BIT 3:2 TO DETECT BOTH EDGES
143
                  BX LR ; return
144
                  ENDP
```

C:\Users\EfePC\Desktop\LAB\LW4\Q2\edgeTimer.s

145 146

Q3) A4 PAPER LENGTH IS 29.7CM, THE RULER IS 30CM. I ALSO TESTED IT USING MY PHONE, IT IS 15CM AND THE RESULT WAS CORRECT BUT I COULDN'T TAKE THE PHOTO BECAUSE I USED MY PHONE AS A RULER.





```
MAIN OF THE Q3
3
    4
5
                    DIRECTIVE VALUE
    ;LABEL
                                                     COMMENT
                     AREA main, CODE,
6
                                        READONLY,
                                                     ALIGN=2
7
                     THUMB
8
9
                     IMPORT
                                 OutStr
10
                     IMPORT
                                 CONVRT
11
                     IMPORT
                                 PULSE INIT
12
                     IMPORT
                                 EDGE TIMER
                                 \underline{\phantom{a}}main
13
                     EXPORT
14
15
    TIMER1 ICR
                    EQU 0x40031024; Timer Interrupt Clear
    TIMER1 RIS
                   EQU 0x4003101C; Timer Interrupt Status
16
17
    GPIO PORTB DATA EQU 0x40005040 ; Access BIT4
18
    TIMER1 TAR
                     EQU 0x40031048 ; Timer register
19
    TIMERO CTL
                     EQU 0x4003000C
20
21
                    EQU 0X20000500
    NUM
22
    ;R5 KACINCI EDGE
    ;R6 BIR ONCEKI TIME
23
    ;R7 HIGH = PULSE WIDTH
24
25
    ;R8 LOW
26
    ;R0 PERIOD
27
    ;R1 DUTY CYCLE
28
29
                             "DISTANCE IN MM: "
    MSG
                 DCB
30
                 ; DCB
                              0x0D ; Carriage return is like new line
31
                 DCB
                                        ; it is like EOF or \0
32
33
     __main
34
                     PROC
35
                             EDGE TIMER
                     BT.
36
                     _{\mathrm{BL}}
                             PULSE INIT
37
                     MOV
                             R5,#0
                                             ; KACINCI EDGE OLDUGUNU ANLAYACAGIZ
38
39
    LOOP
                     LDR
                             R1,=TIMER1 RIS
40
                     LDR
                             R0,[R1]
41
                     CMP
                             R0,#0X04
42
                     BNE
                             LOOP
43
44
                             R1,=TIMER1 ICR
45
                     LDR
                     LDR
                             R0,[R1]
47
                     ORR
                             R0,#0X04
48
                     STR
                             R0,[R1]
49
50
                     LDR
                             R1,=GPIO PORTB DATA
                             R0,[R1]
51
                     LDR
52
                     ;LSR
                                R0,#4
53
54
                     ; ADD
                                 R0, R0, R5
55
                     ; CMP
                                 R0,#1
56
                                 LOOP
                     ;BNE
57
58
                     ADD
                             R5, #1
59
                     CMP
                             R5,#1
60
                     BEQ
                             FIRST
61
                             SECOND
62
63
    FIRST
                     LDR
                            R1,=TIMER1 TAR
64
                     LDR
                            R6,[R1]
                     LDR R1, =TIMERO_CTL ; disable timer during setup LDR R2, [R1]
65
66
                     BIC R2, R2, \#0\times\overline{0}1
67
                     STR R2, [R1]
68
                             FINISH
69
70
71
72
    SECOND
                     LDR
                             R1,=TIMER1 TAR
```

C:\Users\EfePC\Desktop\LAB\LW4\Q3\main.s

```
R2, [R1]
 74
                                  POSEDGE
 75
 76
      POSEDGE
                        SUB
                                 R7, R6, R2
 77
                        ; CMP
                                      R6,R2
 78
                        ;CPYHI R6,R2
 79
                        ;BHI
                                      EXIT
                        ;SUB
 80
                                      R7, R2, R6
 81
                        ;LDR
                                      R0,=0X10000 ; FULL CYCLE
 82
                         ;ADD
                                      R7,R0
 83
                        CPY
                                 R6, R2
 84
                        В
                                 EXIT
 85
 86
 87
      CALC
                        LDR
                                 R5, =34
 88
                        LDR
                                 R6, = 3200
 89
                        MUL
                                 R7, R5
 90
                        UDIV
                                 R7,R6
                                           ; MM DISTANCE
 91
                        CPY
                                 R4,R7
 92
                                     R5, = MSG
                        ;LDR
                        ;BL
                                 OutStr
 93
 94
                        LDR
                                 R5, = NUM
 95
                        _{\mathrm{BL}}
                                 CONVRT
 96
                        LDR
                                 R5, = NUM
 97
                        _{\mathrm{BL}}
                                 OutStr
 98
 99
                        MOV
                                 R5,#0
100
                                 R6,#0
                        MOV
101
                        MOV
                                 R7,#0
102
                        LDR
                                 R1, =TIMER0_CTL
103
                        LDR
                                 R2, [R1]
104
                        ORR
                                 R2, R2, \#0x03; set bit0 to enable
105
                        STR
                                 R2, [R1]; and bit 1 to stall on debug
106
                        В
                                 FINISH
107
108
109
                                 R5,#0X02
      EXIT
                        CMP
110
                        BEQ
                                 CALC
111
      FINISH
                        LDR
                                 RO,=TIMER1_ICR
112
                        ORR
                                 R1,#0X04
                                                        ;CLEAR BIT2, BECAUSE CAPTURE MODE
113
                        STR
                                 R1,[R0]
114
115
                                 LOOP
                        В
116
117
                        ENDP
118
                        END
```

119

```
PULSE OF THE Q3
   4
5
   ; Pulse.s
6
   ; Routine for creating a pulse train using interrupts
    ; This uses Channel 0, and a 1MHz Timer Clock (\_TAPR = 15 )
    ; Uses Timer1A to READ EDGES on PB4
10
   ; Nested Vector Interrupt Controller registers
11
   NVIC ENO
12
                    EQU 0xE000E100; IRQ 0 to 31 Set Enable Register
   NVIC PRI4
                    EQU 0xE000E410 ; IRQ 16 to 19 Priority Register
13
14
15
   ; 16/32 Timer Registers
  TIMERO CFG
16
                    EQU 0x40030000
17 TIMERO TAMR
18 TIMERO CTL
19
20 TIMERO_RIS
21 TIMERO_ICR
22
23
                    EQU 0x40030048 ; Timer register
24
   TIMERO TAR
25
26
   ;GPIO Registers
                  EQU 0x40025010; Access BIT2 EQU 0x40025400; Port Direction
  GPIO PORTF DATA
27
28 GPIO PORTF DIR
  GPIO_PORTF_AFSEL EQU 0x40025420 ; Alt Function enable
29
30 GPIO PORTF DEN
                   EQU 0x4002551C; Digital Enable
   GPIO PORTF AMSEL EQU 0x40025528; Analog enable
31
   GPIO PORTF PCTL
                    EQU 0x4002552C ; Alternate Functions
33
34
   ;System Registers
3.5
   SYSCTL RCGCGPIO EQU 0x400FE608; GPIO Gate Control
   SYSCTL RCGCTIMER EQU 0x400FE604; GPTM Gate Control
36
37
38
39
                    EQU 0xFFFFFFFF
40
   HIGH
                    EQU 0x000000F
41
42
43
              AREA
                    routines, CODE, READONLY
44
              THUMB
              IMPORT DELAY100
              EXPORT My TimerOA Handler
47
              EXPORT PULSE INIT
48
49
    ;-----
50
   My TimerOA Handler PROC
51
                     ; . . .
                          R10,#1
52
                     ADD
                           R10,#1
53
                     CMP
54
                     BEO
                            HIGHX
55
56
57
                     LDR RO, =GPIO PORTF DATA
   LOWX
58
                     LDR R1, [R0]
59
                     MOV R1,#0
                     STR R1, [R0]
                     LDR R1, =TIMERO TAILR ; initialize match clocks
                     LDR R2, =LOW
63
                     STR R2, [R1]
                     MOV R10,#0
64
65
                     B EXIT
66
67
    HIGHX
                     LDR R0, =GPIO_PORTF_DATA
                     LDR R1, [R0]
69
                     MOV R1, #4
70
                     STR R1, [R0]
71
                     LDR R1, =TIMERO TAILR ; initialize match clocks
72
                     LDR R2, =HIGH
```

C:\Users\EfePC\Desktop\LAB\LW4\Q3\Pulse.s

```
STR R2, [R1]
 74
                              EXIT
 75
 76
      EXIT
                          LDR R0,=TIMER0 ICR
 77
                          ORR R1, #0X01
                          STR R1, [R0]
 78
 79
                          BX LR
 80
                          ENDP
 81
 82
 83
      PULSE INIT PROC
 84
                  LDR R1, =SYSCTL RCGCGPIO ; start GPIO clock
                  LDR R0, [R1]
 8.5
                  ORR R0, R0, \#0x20; set bit 5 for port F
 86
 87
                  STR R0, [R1]
 88
                  NOP ; allow clock to settle
 89
                  NOP
 90
                  NOP
 91
                  LDR R1, =GPIO PORTF DIR; set direction of PF2
 92
                  LDR R0, [R1]
 93
                  ORR R0, R0, \#0x04; set bit2 for output
 94
                  STR R0, [R1]
 95
                  LDR R1, =GPIO_PORTF_AFSEL ; regular port function
 96
                  LDR R0, [R1]
                  BIC R0, R0, #0x04
 97
 98
                  STR R0, [R1]
                  LDR R1, =GPIO_PORTF_PCTL ; no alternate function
 99
                  LDR R0, [R1]
100
                  BIC R0, R0, #0x00000F00
101
                  STR R0, [R1]
102
103
                  LDR R1, =GPIO PORTF AMSEL; disable analog
104
                  MOV R0, #0
105
                  STR R0, [R1]
106
                  LDR R1, =GPIO PORTF DEN ; enable port digital
107
                  LDR R0, [R1]
108
                  ORR R0, R0, \#0\times04
109
                  STR R0, [R1]
110
                  PUSH {LR}
111
112
                  BL DELAY100
113
                  POP {LR}
                  LDR R1, =SYSCTL RCGCTIMER; Start Timer0
114
                  LDR R2, [R1]
115
116
                  ORR R2, R2, #0x01
117
                  STR R2, [R1]
                  NOP ; allow clock to settle
119
                  NOP
120
                  NOP
                  LDR R1, =TIMERO CTL; disable timer during setup LDR R2, [R1]
121
                  BIC R2, R2, #0x01
122
                  STR R2, [R1]
123
124
                  LDR R1, =TIMERO_CFG; set 16 bit mode
125
                  MOV R2, \#0x04
126
                  STR R2, [R1]
127
                  LDR R1, =TIMERO TAMR
                  MOV R2, \#0\times02; set to periodic, count down
128
                  STR R2, [R1]
129
130
                  LDR R1, =TIMERO_TAILR ; initialize match clocks
131
                  LDR R2, =LOW
                  STR R2, [R1]
132
133
                  LDR R1, =TIMERO TAPR
134
                  MOV R2, #15; divide clock by 16 to
135
                  STR R2, [R1]; get lus clocks
136
                  LDR R1, =TIMER0 IMR; enable timeout interrupt
137
                  MOV R2, \#0x01
138
                  STR R2, [R1]
139 ; Configure interrupt priorities
     ; TimerOA is interrupt #19.
140
     ; Interrupts 16-19 are handled by NVIC register PRI4.
141
142
      ; Interrupt 19 is controlled by bits 31:29 of PRI4.
     ; set NVIC interrupt 19 to priority 2
143
                  LDR R1, =NVIC PRI4
144
```

C:\Users\EfePC\Desktop\LAB\LW4\Q3\Pulse.s

```
LDR R2, [R1]
146
                   AND R2, R2, \#0x00FFFFFFF; clear interrupt 19 priority
147
                   ORR R2, R2, \#0x40000000; set interrupt 19 priority to 2
148
                   STR R2, [R1]
149
     ; NVIC has to be enabled
150
     ; Interrupts 0-31 are handled by NVIC register ENO
151
      ; Interrupt 19 is controlled by bit 19
152
      ; enable interrupt 19 in NVIC
                   LDR R1, =NVIC_EN0

MOVT R2, #0x08; set bit 19 to enable interrupt 19

STR R2, [R1]
153
154
155
156
      ; Enable timer
157
                   LDR R1, =TIMERO_CTL
                   LDR R2, [R1]
158
159
                   ORR R2, R2, \#0x03; set bit0 to enable
160
                   STR R2, [R1]; and bit 1 to stall on debug
161
                   BX LR ; return
162
                   ENDP
163
                   END
```

```
ECHO OF THE Q3
    4
 5
    ; edgeTimer.s
    ; Uses Timer1A to COUNT EDGES on PB4
 6
 8
    ; Nested Vector Interrupt Controller registers
 9
    NVIC_EN0
NVIC_PRI5
10
                         EQU 0xE000E100; IRQ 0 to 31 Set Enable Register
11
                         EQU 0xE000E414 ; IRQ 16 to 19 Priority Register
12
13
    ; 16/32 Timer Registers
   TIMER1 CFG
14
                   EQU 0x40031004
                         EQU 0x40031000
15
   TIMER1 TAMR
   TIMERI_TAMR

EQU 0x40031004

TIMER1_CTL

EQU 0x4003100C

TIMER1_IMR

EQU 0x40031018

TIMER1_RIS

EQU 0x4003101C; Timer Interrupt Status

TIMER1_ICR

EQU 0x40031024; Timer Interrupt Clear

TIMER1_TAILR

EQU 0x40031028; Timer interval

TIMER1_TAPR

EQU 0x40031038

TIMER1_TAR

EQU 0x40031048: Timer register
16
17
18 TIMER1 RIS
19
2.0
21
                         EQU 0x40031048 ; Timer register
22
    TIMER1 TAR
23
24
    ;GPIO Registers
                       EQU 0x40005040 ; Access BIT4
EQU 0x40005400 ; Port Direction
25
    GPIO PORTB DATA
   GPIO_PORTB_DIR
26
   27
28
   GPIO_PORTB_AMSEL EQU 0x40005528 ; Analog enable GPIO_PORTB_PCTL EQU 0x4000552C ; Alternate Functions GPIO_PORTB_PDR EQU 0x40005514 ; PULL DOWN REGISTER
29
30
31
32
33
34
   ;System Registers
3.5
   SYSCTL RCGCGPIO EQU 0x400FE608; GPIO Gate Control
    SYSCTL RCGCTIMER EQU 0x400FE604; GPTM Gate Control
36
37
38
39
                         EQU 0x00000100
                        EQU 0x0000040
40
     HIGH
41
42
                         routines, CODE, READONLY
43
                 AREA
44
                 THUMB
                 ;EXPORT My Timer1A Handler
                 EXPORT EDGE TIMER
47
    ;-----
48
49
     ;My Timer1A Handler PROC
50
51
52
53
54
55
                         LDR R0,=TIMER1 ICR
56
   ;EXIT
57
                         ORR R1,#0X04
                                                   ;CLEAR BIT2, BECAUSE CAPTURE MODE
58
                         STR R1, [R0]
                         BX LR
59
60
                         ENDP
61
62
63
     EDGE TIMER PROC
64
                 LDR R1, =SYSCTL RCGCGPIO ; start GPIO clock
6.5
                 LDR R0, [R1]
66
                 ORR R0, R0, \#0x02; set bit 1 for port B
67
                 STR R0, [R1]
                 NOP ; allow clock to settle
69
                 NOP
70
71
                 LDR R1, =GPIO PORTB DIR; set direction of PB4
                 LDR R0, [R1]
72
```

C:\Users\EfePC\Desktop\LAB\LW4\Q3\edgeTimer.s

```
BIC RO, RO, #0x10; SET BIT4 AS INPUT
 74
                  STR R0, [R1]
 75
                  LDR R1, =GPIO PORTB AFSEL ; ALTERNATE PB4
 76
                  LDR R0, [R1]
 77
                  ORR R0, R0, \#0x10; PB4
 78
                  STR R0, [R1]
 79
                  LDR R1, =GPIO PORTB PCTL ; ALTERNATE PB4
 80
                  LDR R0, [R1]
 81
                  ORR RO, RO, #0x00070000 ; PB4
 82
                  STR R0, [R1]
 83
                  LDR R1, =GPIO PORTB AMSEL; disable analog
 84
                  MOV R0, #0
                  STR R0, [R1]
 8.5
                  LDR R1, =GPIO_PORTB_DEN ; enable port digital
 86
 87
                  LDR R0, [R1]
                  ORR R0, R0, #0x10
 88
 89
                  STR R0, [R1]
 90
                  LDR R1, =GPIO PORTB PDR ; PULL DOWN PB4
 91
                  LDR R0, [R1]
 92
                  ORR R0, #0X10
 93
                  STR R0, [R1]
 94
 95
                  LDR R1, =SYSCTL_RCGCTIMER; Start Timer1
 96
                  LDR R2, [R1]
                  ORR R2, R2, #0x02
 97
 98
                  STR R2, [R1]
 99
                  NOP; allow clock to settle
100
                  NOP
101
                  NOP
102
                 LDR R1, =TIMER1 CTL; disable timer during setup
103
                 LDR R2, [R1]
104
                 BIC R2, R2, #0x01
105
                  STR R2, [R1]
                  LDR R1, =TIMER1_CFG; set 16 bit mode
106
107
                 MOV R2, \#0x04
108
                  STR R2, [R1]
                  LDR R1, =TIMER1_TAMR
109
110
                  MOV R2, \#0x07; CAPTURE, EDGE TIME, COUNT DOWN 00111
111
                  STR R2, [R1]
112
                  LDR R1, =TIMER1 TAILR ; initialize match clocks
                  LDR R2, =0XFFFF
113
                  STR R2, [R1]
114
                 LDR R1, =TIMER1 TAPR
115
116
                 MOV R2, \#15; divide clock by 16 to
117
                  STR R2, [R1]; get 1us clocks
                  ;LDR R1, =TIMER1 IMR; enable timeout interrupt
118
119
                  ;MOV R2, #0x01
120
                  ;STR R2, [R1]
121 ; Configure interrupt priorities
122 ; TimerOA is interrupt #19.
123
    ; Interrupts 16-19 are handled by NVIC register PRI4.
124
    ; Interrupt 19 is controlled by bits 31:29 of PRI4.
     ; set NVIC interrupt 19 to priority 2
125
126
                  ;LDR R1, =NVIC PRI5
                  ;LDR R2, [R1]
127
128
                  ;AND R2, R2, #0xFFFF00FF; clear interrupt 21 priority
129
                  ;ORR R2, R2, #0x00004000 ; set interrupt 21 priority to 2
130
                  ;STR R2, [R1]
131 ; NVIC has to be enabled
132
    ; Interrupts 0-31 are handled by NVIC register ENO
133 ; Interrupt 19 is controlled by bit 19
134 ; enable interrupt 19 in NVIC
135
                  ;LDR R1, =NVIC EN0
136
                  ;MOVT R2, #0x20 ; set bit 21 to enable interrupt 21
137
                  ;STR R2, [R1]
138
    ; Enable timer
139
                  LDR R1, =TIMER1 CTL
140
                  LDR R2, [R1]
141
                  ORR R2, R2, \#0x0F; set bit0 to enable
142
                  STR R2, [R1]; and bit 1 to stall on debug, SET BIT 3:2 TO DETECT BOTH EDGES
143
                  BX LR ; return
144
                  ENDP
```

C:\Users\EfePC\Desktop\LAB\LW4\Q3\edgeTimer.s

145 146