EE447 – PRELIMINARY WORK 5

Video to demonstration of Q1: <u>VIDEO1</u> Video to demonstration of Q3: <u>VIDEO3</u>

BOTH GPIO AND ADC INITIALIZATIONS ARE THE SAME FOR ALL THE THREE QUESTIONS. HOWEVER, I ADDED ALL OF THEM IN ANY CASE.

```
1
     MAIN OF Q1
 2
 3
     4
 5
                         EQU 0x40038004 ; Interrupt status
 6
     ADC0 RIS
                         EQU 0x40038028 ; Initiate sample
EQU 0x400380A8 ; Channel 3 results ADCO_PC EQU 0x40038FC4 ; Sample rate
EQU 0x4003800C ;INTERRUPT STATUS AND CLEAR REGISTER
 7
     ADC0_PSSI
    ADC0_SSFIF03
ADC0_ISC
 8
 9
10
11
    ;LABEL
                      DIRECTIVE
                                 VALUE
                                                       COMMENT
12
                      AREA main, CODE,
                                         READONLY,
                                                       ALIGN=2
13
                      THUMB
14
                                  GPIOE Init
15
                      IMPORT
                      IMPORT
                                  ADC0 Init
16
17
                      EXPORT
                                  main
18
19
    ;RO STORES THE VOLTAGE VALUE BETWEEN 0X000-0XFFF
20
     __main
21
                      PROC
22
                      _{\mathrm{BL}}
                                  GPIOE Init
                      BL
23
                                  ADC0_Init
24
25
                      ; start sampling routine
                                  R3, =ADC0_RIS
                                                       ; interrupt address
26
                      T<sub>1</sub>DR
                                  R4, =ADC0 SSFIF03 ; result address
27
                      LDR
                                                      ; sample sequence initiate address
28
                      T<sub>1</sub>DR
                                  R2, =ADC0_PSSI
29
                     LDR
                                  R6, = ADC0_ISC
30
                      ; initiate sampling by enabling sequencer 3 in ADCO PSSI
                                  R0, [R2]
31
     Smpl
                      LDR
                                  R0, R0, \#0x08
32
                     ORR
                                                      ; set bit 3 for SS3
33
                      STR
                                  R0, [R2]
34
                     ; check for sample complete (bit 3 of ADCO_RIS set)
                                  R0, [R3]
R0, R0, #8
35
    Cont
                      LDR
36
                      ANDS
37
                      BEQ
                                  Cont
38
                      ; branch fails if the flag is set so data can be read and flag is cleared
39
                      LDR
                                  R0,[R4]
40
                      ;STR
                                  R0,[R5],#4
                                                      ;store the data
41
                                  R0, #8
                      MOV
42
43
                                  RO, [R6]
                      STR
                                                       ; clear flag
44
                      В
                                  Smpl
45
46
47
48
                      ENDP
49
                      END
```

```
1
     MAIN OF Q2
 2
 3
    4
 5
    ADC0 RIS
                        EQU 0x40038004 ; Interrupt status
 6
    ADC0_PSSI
                        EQU 0x40038028 ; Initiate sample
    ADC0_SSFIFO3
                        EQU 0x400380A8 ; Channel 3 results ADCO_PC EQU 0x40038FC4 ; Sample rate EQU 0x4003800C ;INTERRUPT STATUS AND CLEAR REGISTER
 7
 8
    ADC0_ISC
 9
                     DIRECTIVE VALUE
10
    ;LABEL
                                                     COMMENT
11
                     AREA main, CODE,
                                       READONLY,
                                                     ALIGN=2
12
                     THUMB
13
                                 GPIOE Init
14
                     IMPORT
                                ADC0 Init
15
                     IMPORT
                     EXPORT
16
                                 __main
17
18
    ;RO STORES THE VOLTAGE VALUES BETWEEN 0-330
19
20
                     PROC
    __main
21
                     BL
                                 GPIOE Init
22
                     _{\mathrm{BL}}
                                ADC0 Init
23
24
                     ; start sampling routine
25
                                R3, =ADC0 RIS
                                                     ; interrupt address
                                 R4, =ADC0_SSFIFO3 ; result address
26
                     T<sub>1</sub>DR
27
                                 R2, =ADC0 PSSI
                     LDR
                                                     ; sample sequence initiate address
                                 R6, = ADC0_ISC
28
                     LDR
29
                     ; initiate sampling by enabling sequencer 3 in ADCO PSSI
                                 R0, [R2]
R0, R0, #0x08
                     LDR
30
    Smpl
31
                     ORR
                                                     ; set bit 3 for SS3
                                R0, [R2]
32
                     STR
33
                     ; check for sample complete (bit 3 of ADCO_RIS set)
34
   Cont
                                 R0, [R3]
                     LDR
35
                                 R0, R0, #8
                     ANDS
36
                     BEQ
                                 Cont
37
                     ; branch fails if the flag is set so data can be read and flag is cleared
38
                                R0,[R4]
                                 R0,[R5],#4
39
                     ;STR
                                                     ;store the data
40
                     LDR
                                 R1,=0X13ACA
                                                     ;80586
41
                     MUL
                                 R0,R1
                                 R1,=0XF4240
                                                     ;1000000
42
                     LDR
43
                     UDIV
                                 R0,R1
44
45
                     MOV
                                 R0, #8
46
                     STR
                                 R0, [R6]
                                                     ; clear flag
47
                                 Smpl
                     В
48
49
50
51
                     ENDP
52
                     END
```

```
1
     2
                         MAIN OF Q3
 3
     4
 5
    ADC0 RIS
                         EQU 0x40038004 ; Interrupt status
 6
     ADC0_PSSI
                         EQU 0x40038028 ; Initiate sample
                         EQU 0x400380A8 ; Channel 3 results ADCO_PC EQU 0x40038FC4 ; Sample rate EQU 0x4003800C ;INTERRUPT STATUS AND CLEAR REGISTER
 7
     ADC0_SSFIFO3
 8
    ADC0 ISC
 9
                     DIRECTIVE VALUE
10
    ;LABEL
                                                      COMMENT
11
                     AREA main, CODE,
                                        READONLY,
                                                      ALIGN=2
12
                     THUMB
13
                                 GPIOE Init
14
                     IMPORT
                                 ADC0 Init
15
                     IMPORT
                     IMPORT
                                 OutChar
16
17
                     EXPORT
                                  main
18
19
    ;R7 STORES THE VOLTAGE VALUES BETWEEN 0-330
20
21
                     PROC
     __main
22
                                 GPIOE Init
23
                     BT.
                                 ADC0_Init
24
                     ; start sampling routine
25
                     MOV
                                 R7,#0
                                                      ;R7 STORES THE VOLTAGE VALUES
26
                     ; initiate sampling by enabling sequencer 3 in ADCO_PSSI
27
                                 R1,=ADC0 PSSI
     Smpl
                     LDR
28
                     T<sub>1</sub>DR
                                  R0, [R1]
29
                     ORR
                                 R0, R0, \#0x08
                                                      ; set bit 3 for SS3
30
                     STR
                                  R0, [R1]
31
                     ; check for sample complete (bit 3 of ADCO RIS set)
                                 R1, =ADC0 RIS
32
                     LDR
33
    Cont
                     LDR
                                 R0, [R1]
34
                     ANDS
                                 R0, R0, #8
35
                     BEQ
                                 Cont
36
                     ; branch fails if the flag is set so data can be read and flag is cleared
37
                                 R1, =ADC0 SSFIFO3
                     LDR
38
                     LDR
                                 R0,[R1]
39
                     ;STR
                                 R0,[R5],#4
                                                      ;store the data
                                 R1, =0X13ACA
40
                     LDR
                                                         ;80586
41
                     MUL
                                  R0, R1
                                 R1, = 0XF4240
                                                          ;1000000
42
                     LDR
                                 R0, R1
43
                     UDIV
44
                     CMP
                                 R0, R7
                     BEQ
                                 EXIT
45
                                 R2, R0,R7
R2, R7,R0
46
                     SUBHI
47
                     SUBLO
48
                     CMP
                                 R2, #0X14
                                                      ; IF THE CHANGE IS HIGHER THAN 0.2V PRINT
49
                     BLO
                                 EXIT
50
51
    PRINT
                     CPY
                                 R7, R0
                                                      ;UPDATE R7
52
                     VOM
                                  R10,#100
53
                                 R5, R0, R10
                     UDIV
54
                     MUL
                                 R1, R5, R10
55
                     SUB
                                 R0, R1
56
                                 R5, #48
                     ADD
57
                                  OutChar
                     BL
58
                                 R5, =0X2E
                     LDR
59
                     BL
                                 OutChar
60
                     MOV
                                 R10,#10
61
                     UDIV
                                 R5, R0, R10
62
                     MUL
                                  R1, R5, R10
63
                     SUB
                                  R0,R1
                                 R5, #48
64
                     ADD
65
                     _{
m BL}
                                 OutChar
66
                     CPY
                                 R5,R0
                                 R5, #48
67
                     ADD
68
                     _{\mathrm{BL}}
                                  OutChar
69
                     MOV
                                  R5, #0X0A
70
                                  OutChar
                     BL
71
72
     EXIT
                     MOV
                                  R0, #8
73
                     LDR
                                  R1, =ADC0_ISC
74
                     STR
                                  R0, [R1]
                                                      ; clear flag
75
                     В
                                  Smpl
76
77
```

C:\Users\EfePC\Desktop\LAB\LW5\Q3\main.s

```
1
     2
                GPIO PORTE INITIALIZATION OF Q1
3
    4
5
                         EQU
                                 0X40024020 ;0000 0010 0000
    PE INP
6
    GPIO_PORTE_DIR_R
                         EQU
                                 0X40024400
7
    0X40024420
    GPIO_PORTE_DEN_R
GPIO_PORTE_AMSEL_R
8
                                 0X4002451C
                         EQU
9
                        EQU
                                 0X40024528
    GPIO PORTE PDR
                                0X40024514 ;514
10
                         EQU
11
    SYSCTL RCGC2 R
                         EQU
                                0X400FE608
12
    GPIO_PORTE_IS
                         EQU
                                0X40024404
    GPIO_PORTE_IBE
GPIO_PORTE_IEV
                                 0X40024408
13
                        EQU
14
                         EQU
                                 0X4002440C
    GPIO PORTE IM
15
                        EQU
                                0X40024410
    GPIO PORTE ICR
                                0X4002441C
16
                        EQU
17
    GPIO PORTE RIS
                        EQU
                                 0X40024414
18
    RCGCADC
                         EQU 0x400FE638; ADC clock register
19
20
21
22
    ; LABEL
                     DIRECTIVE VALUE
                                                     COMMENT
23
                     AREA init_gpio, CODE,
                                            READONLY,
                                                        ALIGN=2
24
                     THUMB
25
26
                     EXPORT
                                 GPIOE Init
27
    ; ADC CLOCK IS THE FIRST THING INITIALIZED. OTHERWISE IT GIVES ERROR.
28
29
30
    GPIOE Init PROC
         ; ACTIVATE ADC CLOCK
31
32
                LDR
                             R1, =RCGCADC
                                             ; Turn on ADC clock
33
                 LDR
                             R0, [R1]
34
                 ORR
                             R0, R0, \#0x01
                                             ; set bit 0 to enable ADCO clock
35
                 STR
                             R0, [R1]
36
                 NOP
37
                 NOP
38
                 NOP
39
         ;ACTIVATE PORTE CLOCK
40
                LDR
                         R1, =SYSCTL_RCGC2_R
41
                 LDR
                         R0,[R1]
42
                 ORR
                         R0,R0,\#0X10; only port E
43
                 STR
                         R0,[R1]
44
                 NOP
                 NOP
45
46
                 NOP
47
         ; SET DIRECTION REGISTER
48
                 LDR
                         R1,=GPIO_PORTE_DIR_R
49
                         R0,[R1]
50
                 BIC
                         R0, R0, #0X08
                                             ; PE3 IS INPUT
51
                 STR
                         R0,[R1]
52
         ; REGULAR PORT FUNCTION
                         R1,=GPIO_PORTE_AFSEL_R
53
                 LDR
54
                 LDR
                         R0,[R1]
55
                 ORR
                         R0, R0, #0X08
                                             ; PE3 IS ALTERNATE
56
                         R0,[R1]
                 STR
57
         ; PULLDOWN RESISTORS ON SWITCH PINS
58
                            R1,=GPIO PORTE PDR
                 ;LDR
                             RO, #OXOF
59
                 ; MOV
60
                 :STR
                             R0, [R1]
         ; DISABLE DIGITAL PORT
61
62
                 LDR
                         R1,=GPIO_PORTE_DEN_R
63
                         R0,[R1]
64
                         R0, R0, #0X08
                 BIC
65
                 STR
                         R0,[R1]
66
         ; ENABLE ANALOG PORT
67
                         R1,=GPIO_PORTE_AMSEL_R
                 LDR
68
                 LDR
                         R0,[R1]
69
                 ORR
                         R0, R0, #0X08
70
                         R0, [R1]
                 STR
71
         ; CONFIGURE INTERRUPT FOR PORTE PINS 0-3=INPUT
72
                            R1,=GPIO_PORTE_IS
                 ;LDR
                             R2,=GPIO_PORTE_IBE
R3,=GPIO_PORTE_IEV
73
                 ;LDR
74
                 ;LDR
                             R4,=GPIO PORTE IM
75
                 ; LDR
76
                 ;LDR
                             R5, =GPIO PORTE ICR
77
```

C:\Users\EfePC\Desktop\LAB\LW5\Q1\init_gpio.s

```
78
                   ; MOV
                                R0,#0X00
79
                   ;STR
                                R0,[R1]
80
                   ;STR
                                R0,[R2]
81
                                RO, #OXOF
                  ; MOV
82
                  ;STR
                                R0,[R3]
83
                  ;STR
                                R0,[R4]
84
                                R0,[R5]
                  ;STR
85
          ; CONFIGURE NVIC
86
87
                  ;LDR
                                R1,=NVIC_ISER0
88
                  ;LDR
                                R0,[R1]
                  ;ORR
                                R0,R0,#02
89
90
                  ;STR
                                R0,[R1]
91
                   ;CPSIE I
92
93
                  BX
94
                           _{\rm LR}
95
                  ENDP
96
                  ALIGN
97
                  END
```

```
ADCO INITIALIZATION OF Q1
3
    4
                       EQU 0x400FE638; ADC clock register
    ; ADCO base address EQU 0x40038000
    ADCO_ACTSS EQU 0x40038000 ; Sample sequencer (ADCO base address)
7
8
    ADC0 RIS
                       EQU 0x40038004 ; Interrupt status
    ADCO IM
                      EQU 0x40038008 ; Interrupt select
9
   ADCO EMUX
                      EQU 0x40038014 ; Trigger select
10
11
   ADCO PSSI
                      EQU 0x40038028 ; Initiate sample
                      EQU 0x400380A0 ; Input channel select
12
   ADC0_SSMUX3
    ADC0_SSCTL3
ADC0_SSFIF03
                       EQU 0x400380A4 ; Sample sequence control
13
                       EQU 0x400380A8 ; Channel 3 results
14
   ADCO PC
15
                       EQU 0x40038FC4; Sample rate
16
17
18
   ;LABEL
                    DIRECTIVE VALUE
                                                  COMMENT
19
                    AREA init adc, CODE, READONLY, ALIGN=2
20
                    THUMB
21
22
                    EXPORT
                               ADC0 Init
23
    ADC0 Init
24
                    PROC
25
                    ; ADC CLOCK IS INITIALIZED IN PORTE INITIALIZATION.
                                             ; Turn on ADC clock
26
                               R1, =RCGCADC
                    : LDR
27
                               RO, [R1]
                    ;LDR
28
                               RO, RO, #0x01 ; set bit 0 to enable ADCO clock
                    ;ORR
29
                    ;STR
                               RO, [R1]
30
                    ; NOP
31
                    ; NOP
32
                    ;NOP
33
                            ; Let clock stabilize
34
                    ; Disable sequencer while ADC setup
35
                    LDR
                               R1, =ADC0 ACTSS
36
                    LDR
                               R0, [R1]
37
                    BIC
                               R0, R0, \#0x08; clear bit 3 to disable seq 3
38
                               RO, [R1]
39
                    ; Select trigger source
40
                               R1, =ADC0_EMUX
                    LDR
41
                    LDR
                               R0, [R1]
                               RO, RO, \#0xF000; clear bits 15:12 to select SOFTWARE
42
                    BIC
                               RO, [R1] ; trigger
43
44
                    ; Select input channel
45
                    LDR
                               R1, =ADC0_SSMUX3
                               R0, [R1]
46
                    LDR
47
                               RO, RO, \#0x000F; clear bits 3:0 to select AINO
                    BIC
48
                               R0, [R1]
49
                    ; Config sample sequence
50
                               R1, =ADC0_SSCTL3
                    LDR
51
                    LDR
                               R0, [R1]
52
                    ORR
                               R0, R0, \#0\times06 ; set bits 2:1 (IE0, END0)
                               R0, [R1]
53
                    STR
54
                    ; Set sample rate
55
                    LDR
                               R1, =ADC0 PC
56
                    T<sub>1</sub>DR
                               R0, [R1]
57
                               R0, R0, \#0x01
                                             ; set bits 3:0 to 1 for 125k sps
                    ORR
58
                    STR
                               R0, [R1]
59
                    ; Done with setup, enable sequencer
60
                               R1, =ADC0 ACTSS
61
                    LDR
                               R0, [R1]
62
                    ORR
                               R0, R0, \#0x08 ; set bit 3 to enable seq 3
63
                    STR
                               R0, [R1]
                                              ; sampling enabled but not initiated yet
64
65
                    BX
                               LR
66
                    ENDP
67
                    ALIGN
68
                    END
```

```
1
     2
                GPIO PORTE INITIALIZATION OF Q2
3
    4
5
                         EQU
                                 0X40024020 ;0000 0010 0000
    PE INP
6
    GPIO_PORTE_DIR_R
                         EQU
                                 0X40024400
7
    0X40024420
    GPIO_PORTE_DEN_R
GPIO_PORTE_AMSEL_R
8
                                 0X4002451C
                         EQU
9
                        EQU
                                 0X40024528
    GPIO PORTE PDR
                                0X40024514 ;514
10
                         EQU
11
    SYSCTL RCGC2 R
                         EQU
                                 0X400FE608
12
    GPIO_PORTE_IS
                         EQU
                                0X40024404
    GPIO_PORTE_IBE
GPIO_PORTE_IEV
13
                        EQU
                                 0X40024408
14
                         EQU
                                 0X4002440C
    GPIO PORTE IM
15
                        EQU
                                 0X40024410
    GPIO PORTE ICR
                                0X4002441C
16
                        EQU
17
    GPIO PORTE RIS
                        EQU
                                 0X40024414
18
    RCGCADC
                         EQU 0x400FE638 ; ADC clock register
19
20
21
22
    ; LABEL
                     DIRECTIVE VALUE
                                                     COMMENT
23
                     AREA init_gpio, CODE,
                                            READONLY,
                                                        ALIGN=2
24
                     THUMB
25
26
                     EXPORT
                                 GPIOE Init
27
    ; ADC CLOCK IS THE FIRST THING INITIALIZED. OTHERWISE IT GIVES ERROR.
28
29
30
    GPIOE Init PROC
        ; ACTIVATE ADC CLOCK
31
32
                 LDR
                             R1, =RCGCADC
                                             ; Turn on ADC clock
33
                 LDR
                             R0, [R1]
34
                 ORR
                             R0, R0, \#0x01
                                             ; set bit 0 to enable ADCO clock
35
                 STR
                             R0, [R1]
36
                 NOP
37
                 NOP
38
                 NOP
39
         ;ACTIVATE PORTE CLOCK
40
                 LDR
                         R1, =SYSCTL_RCGC2_R
41
                 LDR
                         R0,[R1]
42
                 ORR
                         R0,R0,\#0X10; only port E
43
                 STR
                         R0,[R1]
44
                 NOP
                 NOP
45
46
                 NOP
47
         ; SET DIRECTION REGISTER
48
                 LDR
                         R1,=GPIO_PORTE_DIR_R
49
                         R0,[R1]
50
                 BIC
                         R0, R0, #0X08
                                             ; PE3 IS INPUT
51
                 STR
                         R0,[R1]
52
         ; REGULAR PORT FUNCTION
                         R1,=GPIO_PORTE_AFSEL_R
53
                 LDR
54
                 LDR
                         R0,[R1]
55
                 ORR
                         R0, R0, #0X08
                                             ; PE3 IS ALTERNATE
56
                         R0,[R1]
                 STR
57
         ; PULLDOWN RESISTORS ON SWITCH PINS
58
                            R1,=GPIO PORTE PDR
                 ;LDR
                             RO, #OXOF
59
                 ; MOV
60
                 :STR
                             R0, [R1]
         ; DISABLE DIGITAL PORT
61
62
                 LDR
                        R1,=GPIO_PORTE_DEN_R
63
                         R0,[R1]
64
                         R0, R0, #0X08
                 BIC
65
                 STR
                         R0,[R1]
66
         ; ENABLE ANALOG PORT
67
                         R1,=GPIO_PORTE_AMSEL_R
                 LDR
68
                 LDR
                         R0,[R1]
69
                 ORR
                         R0, R0, #0X08
70
                         R0, [R1]
                 STR
71
         ; CONFIGURE INTERRUPT FOR PORTE PINS 0-3=INPUT
72
                            R1,=GPIO_PORTE_IS
                 ;LDR
                             R2,=GPIO_PORTE_IBE
R3,=GPIO_PORTE_IEV
73
                 ;LDR
74
                 ;LDR
                             R4,=GPIO PORTE IM
75
                 ; LDR
76
                 ;LDR
                             R5, =GPIO PORTE ICR
77
```

C:\Users\EfePC\Desktop\LAB\LW5\Q2\init_gpio.s

```
78
                   ; MOV
                                R0,#0X00
79
                   ;STR
                                R0,[R1]
80
                   ;STR
                                R0,[R2]
81
                                RO, #OXOF
                  ; MOV
82
                  ;STR
                                R0,[R3]
83
                  ;STR
                                R0,[R4]
84
                                R0,[R5]
                  ;STR
85
          ; CONFIGURE NVIC
86
87
                  ;LDR
                                R1,=NVIC_ISER0
88
                  ;LDR
                                R0,[R1]
                  ;ORR
                                R0,R0,#02
89
90
                  ;STR
                                R0,[R1]
91
                   ;CPSIE I
92
93
                  BX
94
                           _{\rm LR}
95
                  ENDP
96
                  ALIGN
97
                  END
```

```
ADCO INITIALIZATION OF Q2
3
    4
                       EQU 0x400FE638; ADC clock register
    ; ADCO base address EQU 0x40038000
    ADCO_ACTSS EQU 0x40038000 ; Sample sequencer (ADCO base address)
7
8
    ADC0 RIS
                       EQU 0x40038004 ; Interrupt status
    ADCO IM
                      EQU 0x40038008 ; Interrupt select
9
   ADCO EMUX
                      EQU 0x40038014 ; Trigger select
10
11
   ADCO PSSI
                      EQU 0x40038028 ; Initiate sample
                      EQU 0x400380A0 ; Input channel select
12
   ADC0_SSMUX3
    ADC0_SSCTL3
ADC0_SSFIF03
                       EQU 0x400380A4 ; Sample sequence control
13
                       EQU 0x400380A8 ; Channel 3 results
14
   ADCO PC
15
                       EQU 0x40038FC4; Sample rate
16
17
18
   ;LABEL
                    DIRECTIVE VALUE
                                                  COMMENT
19
                    AREA init adc, CODE, READONLY, ALIGN=2
20
                    THUMB
21
22
                    EXPORT
                               ADC0 Init
23
    ADC0 Init
24
                    PROC
25
                    ; ADC CLOCK IS INITIALIZED IN PORTE INITIALIZATION.
                                             ; Turn on ADC clock
26
                               R1, =RCGCADC
                    : LDR
27
                               RO, [R1]
                    ;LDR
28
                               RO, RO, #0x01 ; set bit 0 to enable ADCO clock
                    ;ORR
29
                    ;STR
                               RO, [R1]
30
                    ; NOP
31
                    ; NOP
32
                    ;NOP
33
                            ; Let clock stabilize
34
                    ; Disable sequencer while ADC setup
35
                    LDR
                               R1, =ADC0 ACTSS
36
                    LDR
                               R0, [R1]
37
                    BIC
                               R0, R0, \#0x08; clear bit 3 to disable seq 3
38
                               RO, [R1]
39
                    ; Select trigger source
40
                               R1, =ADC0_EMUX
                    LDR
41
                    LDR
                               R0, [R1]
                               RO, RO, \#0xF000; clear bits 15:12 to select SOFTWARE
42
                    BIC
                               RO, [R1] ; trigger
43
44
                    ; Select input channel
45
                               R1, =ADC0_SSMUX3
                    LDR
                               R0, [R1]
46
                    LDR
47
                               RO, RO, \#0x000F; clear bits 3:0 to select AINO
                    BIC
48
                               R0, [R1]
49
                    ; Config sample sequence
50
                               R1, =ADC0_SSCTL3
                    LDR
51
                    LDR
                               R0, [R1]
52
                    ORR
                               R0, R0, \#0\times06 ; set bits 2:1 (IE0, END0)
                               R0, [R1]
53
                    STR
54
                    ; Set sample rate
55
                    LDR
                               R1, =ADC0 PC
56
                    T<sub>1</sub>DR
                               R0, [R1]
57
                               R0, R0, \#0x01
                                             ; set bits 3:0 to 1 for 125k sps
                    ORR
58
                    STR
                               R0, [R1]
59
                    ; Done with setup, enable sequencer
60
                               R1, =ADC0 ACTSS
61
                    LDR
                               R0, [R1]
62
                    ORR
                               R0, R0, \#0x08 ; set bit 3 to enable seq 3
63
                    STR
                               R0, [R1]
                                              ; sampling enabled but not initiated yet
64
65
                    BX
                               LR
66
                    ENDP
67
                    ALIGN
68
                    END
```

```
1
     2
                GPIO PORTE INITIALIZATION OF Q3
3
    4
5
                         EQU
                                 0X40024020 ;0000 0010 0000
    PE INP
6
    GPIO_PORTE_DIR_R
                         EQU
                                 0X40024400
7
    0X40024420
    GPIO_PORTE_DEN_R
GPIO_PORTE_AMSEL_R
8
                                 0X4002451C
                         EQU
9
                        EQU
                                 0X40024528
    GPIO PORTE PDR
                                0X40024514 ;514
10
                         EQU
11
    SYSCTL RCGC2 R
                         EQU
                                0X400FE608
12
    GPIO_PORTE_IS
                         EQU
                                0X40024404
    GPIO_PORTE_IBE
GPIO_PORTE_IEV
                                 0X40024408
13
                        EQU
14
                         EQU
                                 0X4002440C
    GPIO PORTE IM
15
                        EQU
                                0X40024410
    GPIO PORTE ICR
                                0X4002441C
16
                        EQU
17
    GPIO PORTE RIS
                        EQU
                                 0X40024414
18
    RCGCADC
                         EQU 0x400FE638; ADC clock register
19
20
21
22
    ; LABEL
                     DIRECTIVE VALUE
                                                     COMMENT
23
                     AREA init_gpio, CODE,
                                            READONLY,
                                                        ALIGN=2
24
                     THUMB
25
26
                     EXPORT
                                 GPIOE Init
27
    ; ADC CLOCK IS THE FIRST THING INITIALIZED. OTHERWISE IT GIVES ERROR.
28
29
30
    GPIOE Init PROC
         ; ACTIVATE ADC CLOCK
31
32
                 LDR
                             R1, =RCGCADC
                                             ; Turn on ADC clock
33
                 LDR
                             R0, [R1]
34
                 ORR
                             R0, R0, \#0x01
                                             ; set bit 0 to enable ADCO clock
35
                 STR
                             R0, [R1]
36
                 NOP
37
                 NOP
38
                 NOP
39
         ;ACTIVATE PORTE CLOCK
40
                 LDR
                         R1, =SYSCTL_RCGC2_R
41
                 LDR
                         R0,[R1]
42
                 ORR
                         R0,R0,\#0X10; only port E
43
                 STR
                         R0,[R1]
44
                 NOP
                 NOP
45
46
                 NOP
47
         ; SET DIRECTION REGISTER
48
                 LDR
                         R1,=GPIO_PORTE_DIR_R
                         R0,[R1]
49
50
                 BIC
                         R0, R0, #0X08
                                             ; PE3 IS INPUT
51
                 STR
                         R0,[R1]
52
         ; REGULAR PORT FUNCTION
                         R1,=GPIO_PORTE_AFSEL_R
53
                 LDR
54
                 LDR
                         R0,[R1]
55
                 ORR
                         R0, R0, #0X08
                                             ; PE3 IS ALTERNATE
56
                         R0,[R1]
                 STR
57
         ; PULLDOWN RESISTORS ON SWITCH PINS
58
                            R1,=GPIO PORTE PDR
                 ;LDR
                             RO, #OXOF
59
                 ; MOV
60
                 :STR
                             R0, [R1]
         ; DISABLE DIGITAL PORT
61
62
                 LDR
                         R1,=GPIO_PORTE_DEN_R
63
                         R0,[R1]
64
                         R0, R0, #0X08
                 BIC
65
                 STR
                         R0,[R1]
66
         ; ENABLE ANALOG PORT
67
                         R1,=GPIO_PORTE_AMSEL_R
                 LDR
68
                 LDR
                         R0,[R1]
69
                 ORR
                         R0, R0, #0X08
70
                         R0, [R1]
                 STR
71
         ; CONFIGURE INTERRUPT FOR PORTE PINS 0-3=INPUT
72
                            R1,=GPIO_PORTE_IS
                 ;LDR
                             R2,=GPIO_PORTE_IBE
R3,=GPIO_PORTE_IEV
73
                 ; LDR
74
                 ;LDR
                             R4,=GPIO PORTE IM
75
                 ; LDR
76
                 ;LDR
                             R5, =GPIO PORTE ICR
77
```

C:\Users\EfePC\Desktop\LAB\LW5\Q3\init_gpio.s

```
78
                   ; MOV
                                R0,#0X00
79
                   ;STR
                                R0,[R1]
80
                   ;STR
                                R0,[R2]
81
                                RO, #OXOF
                  ; MOV
82
                  ;STR
                                R0,[R3]
83
                  ;STR
                                R0,[R4]
84
                                R0,[R5]
                  ;STR
85
          ; CONFIGURE NVIC
86
87
                  ;LDR
                                R1,=NVIC_ISER0
88
                  ;LDR
                                R0,[R1]
                  ;ORR
                                R0,R0,#02
89
90
                  ;STR
                                R0,[R1]
91
                   ;CPSIE I
92
93
                  BX
94
                           _{\rm LR}
95
                  ENDP
96
                  ALIGN
97
                  END
```

```
ADCO INITIALIZATION OF Q3
3
    4
                       EQU 0x400FE638; ADC clock register
    ; ADCO base address EQU 0x40038000
    ADCO_ACTSS EQU 0x40038000 ; Sample sequencer (ADCO base address)
7
8
    ADC0 RIS
                       EQU 0x40038004 ; Interrupt status
    ADCO IM
                      EQU 0x40038008 ; Interrupt select
9
   ADCO EMUX
                      EQU 0x40038014 ; Trigger select
10
11
   ADCO PSSI
                      EQU 0x40038028 ; Initiate sample
                      EQU 0x400380A0 ; Input channel select
12
   ADC0_SSMUX3
    ADC0_SSCTL3
ADC0_SSFIF03
                       EQU 0x400380A4 ; Sample sequence control
13
                       EQU 0x400380A8 ; Channel 3 results
14
   ADCO PC
15
                       EQU 0x40038FC4; Sample rate
16
17
18
   ;LABEL
                    DIRECTIVE VALUE
                                                  COMMENT
19
                    AREA init adc, CODE, READONLY, ALIGN=2
20
                    THUMB
21
22
                    EXPORT
                               ADC0 Init
23
    ADC0 Init
24
                    PROC
25
                    ; ADC CLOCK IS INITIALIZED IN PORTE INITIALIZATION.
                                             ; Turn on ADC clock
26
                               R1, =RCGCADC
                    : LDR
27
                               RO, [R1]
                    ;LDR
28
                               RO, RO, #0x01 ; set bit 0 to enable ADCO clock
                    ;ORR
29
                    ;STR
                               RO, [R1]
30
                    ; NOP
31
                    ; NOP
32
                    ;NOP
33
                            ; Let clock stabilize
34
                    ; Disable sequencer while ADC setup
35
                    LDR
                               R1, =ADC0 ACTSS
36
                    LDR
                               R0, [R1]
37
                    BIC
                               R0, R0, \#0x08; clear bit 3 to disable seq 3
38
                               RO, [R1]
39
                    ; Select trigger source
40
                               R1, =ADC0_EMUX
                    LDR
41
                    LDR
                               R0, [R1]
                               RO, RO, \#0xF000; clear bits 15:12 to select SOFTWARE
42
                    BIC
                               RO, [R1] ; trigger
43
44
                    ; Select input channel
45
                               R1, =ADC0_SSMUX3
                    LDR
                               R0, [R1]
46
                    LDR
47
                               RO, RO, \#0x000F; clear bits 3:0 to select AINO
                    BIC
48
                               R0, [R1]
49
                    ; Config sample sequence
50
                               R1, =ADC0_SSCTL3
                    LDR
51
                    LDR
                               R0, [R1]
52
                    ORR
                               R0, R0, \#0\times06 ; set bits 2:1 (IE0, END0)
                               R0, [R1]
53
                    STR
54
                    ; Set sample rate
55
                    LDR
                               R1, =ADC0 PC
56
                    T<sub>1</sub>DR
                               R0, [R1]
57
                               R0, R0, \#0x01
                                             ; set bits 3:0 to 1 for 125k sps
                    ORR
58
                    STR
                               R0, [R1]
59
                    ; Done with setup, enable sequencer
60
                               R1, =ADC0 ACTSS
61
                    LDR
                               R0, [R1]
62
                    ORR
                               R0, R0, \#0x08 ; set bit 3 to enable seq 3
63
                    STR
                               R0, [R1]
                                              ; sampling enabled but not initiated yet
64
65
                    BX
                               LR
66
                    ENDP
67
                    ALIGN
68
                    END
```