
ITCM
64 KB
64-bit ITCM bus
Arm Cortex-M7
L1 I-cache
L1 D-cache
DTCM
128 KB
2×32-bit DTCM bus
64-bit AXIM bus
64-bit AXI bus matrix (D1 domain)
32-bit
AHB
AHB bus matrices
(D2, D3 domains)
AXI SRAM
512 KB
Internal flash
128 KB
QUADSPI
controller
FMC
controller
SRAM1–3: 288 KB
SRAM4: 64 KB
Backup SRAM: 4 KB
QSPI NOR flash
2×512 Mbit
(external)
SDRAM
128 Mbit
(external)