

2018-2019 FALL SEMESTER CS 223 – DIGITAL DESIGN

LAB 3 – 04.11.2018

SECTION: 1

NAME: MUNIB EMRE

SURNAME: SEVILGEN

STUDENT ID: 21602416

TRAINER PACK: 09




Figure 1 - Schematic for the converter ciruit

// 2:1 Multiplexer module

```
module two_to_one_multiplexer (input logic i0, i1, s, output logic y);
        assign y = s ? i1 : i0;
endmodule
```

// The converter circuit module

```
module converter_circuit (input logic a, b, c, output logic w, x, y, z); logic I1; and (I1, b, c); two_to_one_multiplexer mux1 (I1, a, I1, w); two_to_one_multiplexer mux2 (a, \sima, I1, x); two_to_one_multiplexer mux3 (c, \simc, b, y); assign z = b; endmodule
```

// Testbench module for the converter circuit module

```
module testbench ();

logic a, b, c;

logic w, x, y, z;

converter_circuit dut(a, b, c, w, x, y, z);

initial begin

a = 0; b = 0; c = 0; \#10;
c = 1; \#10;
b = 1; c = 0; \#10;
c = 1; \#10;
a = 1; b = 0; c = 0; \#10;
c = 1; \#10;
b = 1; c = 0; \#10;
```

```
c = 1; #10;
       end
endmodule
// Constraint file before seven-segment
# Switches
set property PACKAGE PIN V17 [get ports {c}]
  set_property IOSTANDARD LVCMOS33 [get_ports {c}]
set_property PACKAGE_PIN V16 [get_ports {b}]
  set property IOSTANDARD LVCMOS33 [get ports {b}]
set property PACKAGE PIN W16 [get ports {a}]
  set property IOSTANDARD LVCMOS33 [get ports {a}]
# LEDs
set property PACKAGE PIN U16 [get ports {z}]
  set_property IOSTANDARD LVCMOS33 [get_ports {z}]
set_property PACKAGE_PIN E19 [get_ports {y}]
  set_property IOSTANDARD LVCMOS33 [get_ports {y}]
set_property PACKAGE_PIN U19 [get_ports {x}]
  set_property IOSTANDARD LVCMOS33 [get_ports {x}]
set_property PACKAGE_PIN V19 [get_ports {w}]
  set_property IOSTANDARD LVCMOS33 [get_ports {w}]
// The new converter circuit module to show at 7 segment
module converter_circuit (input logic a, b, c, clk, output logic w, x, y, z, o_a, o_b, o_c, o_d, o_e,
                           o_f, o_g, o_dp, [3:0]o_an);
       logic I1;
       logic [3:0] out;
      and (I1, b, c);
      two to one multiplexer mux1 (I1, a, I1, w);
      two to one multiplexer mux2 (a, \sima, I1, x);
      two_to_one_multiplexer mux3 (c, ~c, b, y);
      assign z = b;
      assign out[0] = z;
       assign out[1] = y;
       assign out[2] = x;
      assign out[3] = w;
       SevSeg 4digit seven segment(clk, out, 0, 0, 0, 0 a, 0 b, 0 c, 0 d, 0 e, 0 f, 0 g, 0 dp,
                                         o an);
endmodule
// The new constraint file after 7 segment
# Clock signal
set_property PACKAGE_PIN W5 [get_ports clk]
      set property IOSTANDARD LVCMOS33 [get_ports clk]
```

set_property PACKAGE_PIN V4 [get_ports {o_an[2]}]

set_property PACKAGE_PIN W4 [get_ports {o_an[3]}]

set_property IOSTANDARD LVCMOS33 [get_ports {o_an[2]}]

set_property IOSTANDARD LVCMOS33 [get_ports {o_an[3]}]