Skip to content
Hardware designs for fault detection
VHDL Verilog
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
AES
CRAFT
GIFT
KATAN
KTANTAN
LED128
LED64
Midori
PRESENT
Piccolo
SIMON
Skinny64
LICENSE
README.md

README.md

ImpeccableCircuits

This repository contains the HDL code for hardware designs described in the paper: "Impeccable Circuits" Ruhr University Bochum, Embedded Security (Germany)

The paper is published by IEEE Transactions on Computers. Please use the following citation, if you use our implementations in your research:

Anita Aghaie, Amir Moradi, Shahram Rasoolzadeh, Aein Rezaei Shahmirzadi, Falk Schellenberg, Tobias Schneider: Impeccable Circuits. IEEE Trans. Computers (2019) DOI: 10.1109/TC.2019.2948617

The extedned version of the paper is available here: https://eprint.iacr.org/2018/203

You can’t perform that action at this time.